{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,17]],"date-time":"2023-08-17T12:40:33Z","timestamp":1692276033482},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/transinf.2015edp7316","type":"journal-article","created":{"date-parts":[[2016,3,31]],"date-time":"2016-03-31T22:20:54Z","timestamp":1459462854000},"page":"1092-1107","source":"Crossref","is-referenced-by-count":0,"title":["FXA: Executing Instructions in Front-End for Energy Efficiency"],"prefix":"10.1587","volume":"E99.D","author":[{"given":"Ryota","family":"SHIOYA","sequence":"first","affiliation":[{"name":"Graduate School of Engineering, Nagoya University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryo","family":"TAKAMI","sequence":"additional","affiliation":[{"name":"MegaChips Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"GOSHIMA","sequence":"additional","affiliation":[{"name":"Information Systems Architecture Research Division, National Institute of Informatics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideki","family":"ANDO","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, Nagoya University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] R. Shioya, M. Goshima, and H. Ando, \u201cA Front-end Execution Architecture for High Energy Efficiency,\u201d Proceedings of the International Symposium on Microarchitecture (MICRO), pp.419-431, 2014.","DOI":"10.1109\/MICRO.2014.35"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] B. Sinharoy, J.A. Van Norstrand, R.J. Eickemeyer, H.Q. Le, J. Leenstra, D.Q. Nguyen, B. Konigsburg, K. Ward, M.D. Brown, J.E. Moreira, D. Levitan, S. Tung, D. Hrusecky, J.W. Bishop, M. Gschwind, M. Boersma, M. Kroener, M. Kaltenbach, T. Karkhanis, and K.M. Fernsler, \u201cIBM POWER8 Processor Core Microarchitecture,\u201d IBM J. Res. & Dev., vol.59, no.1, pp.2:1-2:21, 2015.","DOI":"10.1147\/JRD.2014.2376112"},{"key":"3","unstructured":"[3] K. Krewell, \u201cIntel's Haswell Cuts Core Power,\u201d Microprocessor Report 9\/24\/12, pp.1-5, Sept. 2012."},{"key":"4","unstructured":"[4] ARM, \u201cThe ARM Cortex-A9 Processors,\u201d ARM White Paper, 2007."},{"key":"5","unstructured":"[5] L. Gwennap, \u201cHow Cortex-A15 Measures Up,\u201d Microprocessor Report 5\/27\/13-1, pp.1-7, 2013."},{"key":"6","unstructured":"[6] J. Bolaria, \u201cCortex-A57 Extends ARM's Reach,\u201d Microprocessor Report 11\/5\/12-1, pp.1-5, 2012."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] D. Folegnani and A. Gonz\u00e1lez, \u201cEnergy-Effective Issue Logic,\u201d Proceedings of the International Symposium on Computer Architecture (ISCA), pp.230-239, June 2001.","DOI":"10.1145\/379240.379266"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] D. Gibson and D.A. Wood, \u201cForwardflow: A Scalable Core for Power-Constrained CMPs,\u201d Proceedings of the International Symposium on Computer Architecture (ISCA), pp.14-25, 2010.","DOI":"10.1145\/1815961.1815966"},{"key":"9","unstructured":"[9] N.H.E. Weste and D.M. Harris, CMOS VLSI Design: A Circuits and Systems Perspective 4th Edition, Pearson\/Addison-Wesley, 2011."},{"key":"10","unstructured":"[10] K. Krewell, \u201cCortex-A53 Is ARM's Next Little Thing,\u201d Microprocessor Report 11\/5\/12-2, pp.1-4, 2012."},{"key":"11","unstructured":"[11] P. Greenhalgh, \u201cBig.LITTLE Processing with ARM Cortex-A15 and Cortex-A7,\u201d ARM White Paper, 2011."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] K.C. Yeager, \u201cThe MIPS R10000 Superscalar Microprocessor,\u201d IEEE Micro, vol.16, no.2, pp.28-41, 1996.","DOI":"10.1109\/40.491460"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] R.E. Kessler, \u201cThe Alpha 21264 Microprocessor,\u201d IEEE Micro, vol.19, no.2, pp.24-36, 1999.","DOI":"10.1109\/40.755465"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] B. Sinharoy, R. Kalla, W.J. Starke, H.Q. Le, R. Cargnoni, J.A. Van Norstrand, B.J. Ronchetti, J. Stuecheli, J. Leenstra, G.L. Guthrie, D.Q. Nguyen, B. Blaner, C.F. Marino, E. Retter, and P. Williams, \u201cIBM POWER7 Multicore Server Processor,\u201d IBM J. Res. Dev., vol.55, no.3, pp.191-219, 2011.","DOI":"10.1147\/JRD.2011.2127330"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] S. Palacharla, N.P. Jouppi, and J.E. Smith, \u201cQuantifying the Complexity of Superscalar Processors,\u201d Technical Report, University of Wisconsin-Madison, 1996.","DOI":"10.1145\/264107.264201"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] G.Z. Chrysos and J.S. Emer, \u201cMemory Dependence Prediction Using Store Sets,\u201d Proceedings of the International Symposium on Computer Architecture (ISCA), vol.26, no.3, pp.142-153, 1998.","DOI":"10.1109\/ISCA.1998.694770"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S.B. Wijeratne, N. Siddaiah, S.K. Mathew, M.A. Anders, R.K. Krishnamurthy, J. Anderson, M. Ernest, and M. Nardin, \u201cA 9-GHz 65-nm Intel Pentium 4 Processor Integer Execution Unit,\u201d IEEE J. Solid-State Circuits, vol.42, no.1, pp.26-37, 2007.","DOI":"10.1109\/JSSC.2006.885055"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] J.-L. Cruz, A. Gonz\u00e1lez, M. Valero, and N.P. Topham, \u201cMultiple-Banked Register File Architecture,\u201d Proceedings of the International Symposium on Computer Architecture (ISCA), pp.316-325, 2000.","DOI":"10.1145\/339647.339708"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] R. Shioya, K. Horio, M. Goshima, and S. Sakai, \u201cRegister Cache System Not for Latency Reduction Purpose,\u201d Proceedings of the International Symposium on Microarchitecture (MICRO), pp.301-312, 2010.","DOI":"10.1109\/MICRO.2010.43"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] S. Kao, R. Zlatanovici, and B. Nikolic, \u201cA 240ps 64b Carry-Lookahead Adder in 90nm CMOS,\u201d Proceedings of the International Solid-State Circuits Conference (ISSCC), pp.1735-1744, 2006.","DOI":"10.1109\/ISSCC.2006.1696230"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] S.R. Vangal, Y.V. Hoskote, N.Y. Borkar, and A. Alvandpour, \u201cA 6.2-GFlops Floating-Point Multiply-Accumulator with Conditional Normalization,\u201d Journal of Solid-State Circuits, vol.41, no.10, pp.2314-2323, 2006.","DOI":"10.1109\/JSSC.2006.881557"},{"key":"22","unstructured":"[22] The Standard Performance Evaluation Corporation, SPEC CPU2006 Suite."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] S. Li, J.H. Ahn, J.B. Brockman, and N.P. Jouppi, \u201cMcPAT 1.0: An Integrated Power, Area, and Timing Modeling Framework for Multicore Architecture,\u201d technical report hpl-2009-206, HP Laboratories, 2009.","DOI":"10.1145\/1669112.1669172"},{"key":"24","unstructured":"[24] Semiconductor Industries Association, Model for Assessment of CMOS Technologies and Roadmaps (MASTAR) http:\/\/www.itrs.net\/models.html, 2007."},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] C. Auth, C. Allen, A. Blattner, D. Bergstrom, M. Brazier, M. Bost, M. Buehler, V. Chikarmane, T. Ghani, T. Glassman, R. Grover, W. Han, D. Hanken, M. Hattendorf, P. Hentges, R. Heussner, J. Hicks, D. Ingerly, P. Jain, S. Jaloviar, R. James, D. Jones, J. Jopling, S. Joshi, C. Kenyon, H. Liu, R. McFadden, B. McIntyre, J. Neirynck, C. Parker, L. Pipes, I. Post, S. Pradhan, M. Prince, S. Ramey, T. Reynolds, J. Roesler, J. Sandford, J. Seiple, P. Smith, C. Thomas, D. Towner, T. Troeger, C. Weber, P. Yashar, K. Zawadzki, and K. Mistry, \u201cA 22nm High Performance and Low-power CMOS Technology Featuring Fully-depleted Tri-gate Transistors, Self-aligned Contacts and High density MIM Capacitors,\u201d Symposium on VLSI Technology (VLSIT), pp.131-132, 2012.","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] V. Petric, T. Sha, and A. Roth, \u201cReno: A Rename-Based Instruction Optimizer,\u201d Proceedings of the International Symposium on Computer Architecture (ISCA), pp.98-109, 2005.","DOI":"10.1109\/ISCA.2005.43"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] B. Mei, S. Vernalde, D. Verkest, and R. Lauwereins, \u201cDesign Methodology for a Tightly Coupled VLIW\/Reconfigurable Matrix Architecture: A Case Study,\u201d Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pp.1224-1229 vol.2, 2004.","DOI":"10.1109\/DATE.2004.1269063"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] F. Bouwens, M. Berekovic, B. De Sutter, and G. Gaydadjiev, \u201cArchitecture Enhancements for the ADRES Coarse-Grained Reconfigurable Array,\u201d High Performance Embedded Architectures and Compilers, pp.66-81, 2008.","DOI":"10.1007\/978-3-540-77560-7_6"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] N. Devisetti, T. Iwakami, K. Yoshimura, T. Nakada, J. Yao, and Y. Nakashima, \u201cLAPP: A Low Power Array Accelerator with Binary Compatibility,\u201d Proceedings of the International Symposium on Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW), pp.854-862, 2011.","DOI":"10.1109\/IPDPS.2011.223"},{"key":"30","unstructured":"[30] J. Yao, Y. Nakashima, N. Devisetti, K. Yoshimura, and T. Nakada, \u201cA Tightly Coupled General Purpose Reconfigurable Accelerator LAPP and Its Power States for HotSpot-Based Energy Reduction,\u201d vol.E97-D, no.12, pp.3092-3100, 2014."},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] I. Kim and M.H. Lipasti, \u201cHalf-Price Architecture,\u201d Proceedings of the International Symposium on Computer Architecture (ISCA), pp.28-38, 2003.","DOI":"10.1145\/859618.859623"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E99.D\/4\/E99.D_2015EDP7316\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,17]],"date-time":"2023-08-17T12:22:44Z","timestamp":1692274964000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E99.D\/4\/E99.D_2015EDP7316\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":31,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2015edp7316","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}