{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,3]],"date-time":"2025-06-03T04:10:05Z","timestamp":1748923805377,"version":"3.41.0"},"reference-count":16,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/transinf.2015edp7369","type":"journal-article","created":{"date-parts":[[2016,4,30]],"date-time":"2016-04-30T22:11:28Z","timestamp":1462054288000},"page":"1285-1295","source":"Crossref","is-referenced-by-count":3,"title":["An Implementation of Multiple-Standard Video Decoder on a Mixed-Grained Reconfigurable Computing Platform"],"prefix":"10.1587","volume":"E99.D","author":[{"given":"Leibo","family":"LIU","sequence":"first","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong","family":"WANG","sequence":"additional","affiliation":[{"name":"Institute of Information Science, Beijing Jiaotong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yingjie","family":"CHEN","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min","family":"ZHU","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shouyi","family":"YIN","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"WEI","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] V. Tehre and R. Kshirsagar, \u201cSurvey on coarse grained reconfigurable architectures,\u201d Int. J. Comput. Appl., vol.48, no.16, pp.1-7, 2012.","DOI":"10.5120\/7429-0104"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S. G\u00f6ren, Y. Turk, O. Ozkurt, A. Yildiz, and H.F. Ugurdag, \u201cAchieving modular dynamic partial reconfiguration with a difference-based flow,\u201d Proc. 21st the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA), p.270, Feb. 2013.","DOI":"10.1145\/2435264.2435324"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M.K.A. Ganesan, S. Singh, F. May, and J. Becker, \u201cH.264 decoder at HD resolution on a coarse grain dynamically reconfigurable architecture,\u201d Proc. 17th International Conference on Field Programmable Logic and Applications, pp.467-471, Aug. 2007.","DOI":"10.1109\/FPL.2007.4380691"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] D. Rossi, F. Campi, S. Spolzino, S. Pucillo, and R. Guerrieri, \u201cA heterogeneous digital signal processor for dynamically reconfigurable computing,\u201d IEEE J. Solid State Circuits, vol.45, no.8, pp.1615-1626, 2010.","DOI":"10.1109\/JSSC.2010.2048149"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] T. Suzuki, H. Yamada, T. Yamagishi, D. Takeda, K. Horisaki, T.V. Aa, T. Fujisawa, L. Perre, and Y. Unekawa, \u201cHigh-throughput, low-power software-defined radio using reconfigurable processors,\u201d IEEE Micro, vol.31, no.6, pp.19-28, 2011.","DOI":"10.1109\/MM.2011.95"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] L. Sterpone, \u201cAn experimental analysis of a new mixed grain-based dynamically reconfigurable architecture,\u201d Proc. 13th IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp.152-155, Dec. 2006.","DOI":"10.1109\/ICECS.2006.379742"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] E. Rhod, L. Sterpone, and L. Carro, \u201cA new RC design for mixed-grain based dynamically reconfigurable architectures,\u201d Proc. 16th IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp.984-987, Dec. 2009.","DOI":"10.1109\/ICECS.2009.5410843"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J. Zheng, X. Zheng, Y. He, Y. Lin, J. Chen, W. Yu, and P. Yang, \u201cOverview of AVS broadcasting standard for high definition video,\u201d Proc. 1st IEEE China Summit & International Conference on Signal and Information Processing (ChinaSIP), pp.250-254, July 2013.","DOI":"10.1109\/ChinaSIP.2013.6625338"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] G.J. Sullivan, J.-R. Ohm, W.-J. Han, and T. Wiegand, \u201cOverview of the high efficiency video coding (HEVC) standard,\u201d IEEE Trans. Circuits Syst. Video Technol., vol.22, no.12, pp.1649-1668, 2012.","DOI":"10.1109\/TCSVT.2012.2221191"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] P.-C. Tseng, Y.-C. Chang, Y.-W. Huang, H.-C. Fang, C.-T. Huang, and L.-G. Chen, \u201cAdvances in hardware architectures for image and video coding-a survey,\u201d Proc. IEEE, vol.93, no.1, pp.184-197, 2005.","DOI":"10.1109\/JPROC.2004.839622"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] T. Geng, L. Liu, S. Yin, M. Zhu, and S. Wei, \u201cParallelization of computing-intensive tasks of the H.264 high profile decoding algorithm on a reconfigurable multimedia system,\u201d IEICE Trans. Inf. & Syst., vol.E93-D, no.12, pp.3223-3231, 2010.","DOI":"10.1587\/transinf.E93.D.3223"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] H. Xu, J. Tanabe, H. Usui, S. Hosoda, T. Sano, K. Yamamoto, T. Kodaka, N. Nonogaki, N. Ozaki, and T. Miyamori, \u201cA low power many-core SoC with two 32-core clusters connected by tree based NoC for multimedia applications,\u201d Proc. 26th VLSI Circuits(VLSIC) Symp., pp.150-151, June 2012.","DOI":"10.1109\/VLSIC.2012.6243834"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] Y. Park, C. Yu, K. Lee, H. Kim, Y. Park, C. Kim, Y. Choi, J. Oh, C. Oh, G. Moon, S. Kim, H. Jang, J.-A. Lee, C. Kim, and S. Park, \u201c72.5GFLOPS 240Mpixel\/s 1080p 60fps multi-format video codec application processor enabled with GPGPU for fused multimedia application,\u201d Proc. 60th IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp.160-161, Feb. 2013.","DOI":"10.1109\/ISSCC.2013.6487681"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] L. Yan, Y. Duan, J. Sun, and Z. Guo, \u201cAn optimized real-time multi-thread HEVC decoder,\u201d Proc. 2nd IEEE Visual Communications and Image Processing (VCIP), p.1, Nov. 2012.","DOI":"10.1109\/VCIP.2012.6410857"},{"key":"15","unstructured":"[15] B. Han, R. Wang, Z. Wang, S. Dong, W. Wang, and W. Gao, \u201cHEVC decoder acceleration on multi-core X86 platform,\u201d Proc. 39th IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pp.7353-7357, May 2014."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] C.-H. Tsai, H.-T. Wang, C.-L. Liu, Y. Li, and C.-Y. Lee, \u201cA 446.6K-gates 0.55-1.2V H.265\/HEVC decoder for next generation video applications,\u201d Proc. 9th IEEE Asian Solid-State Circuits Conference (A-SSCC), pp.305-308, Nov. 2013.","DOI":"10.1109\/ASSCC.2013.6691043"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E99.D\/5\/E99.D_2015EDP7369\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,2]],"date-time":"2025-06-02T23:26:54Z","timestamp":1748906814000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E99.D\/5\/E99.D_2015EDP7369\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":16,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2015edp7369","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2016]]}}}