{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T14:08:55Z","timestamp":1648822135219},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/transinf.2015edp7408","type":"journal-article","created":{"date-parts":[[2016,9,30]],"date-time":"2016-09-30T22:22:09Z","timestamp":1475274129000},"page":"2591-2599","source":"Crossref","is-referenced-by-count":1,"title":["Reliability-Enhanced ECC-Based Memory Architecture Using In-Field Self-Repair"],"prefix":"10.1587","volume":"E99.D","author":[{"given":"Gian","family":"MAYUGA","sequence":"first","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuta","family":"YAMATO","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomokazu","family":"YONEDA","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuo","family":"SATO","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michiko","family":"INOUE","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] E.J. Marinissen, B. Prince, D. Keitel-Schulz, and Y. Zorian, \u201cChallenges in embedded memory design and test,\u201d Proc. DATE'05, vol.2 pp.722-727, March 2005.","DOI":"10.1109\/DATE.2005.92"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] T.-H. Wu, P.-Y. Chen, M. Lee, B.-Y. Lin, C.-W. Wu, C.-H. Tien, H.-C. Lin, H. Chen, C.-N. Peng, and M.-J. Wang, \u201cA memory yield improvement scheme combining built-in self-repair and error correction codes,\u201d Proc. ITC 2012, pp.1-9, no.2012.","DOI":"10.1109\/TEST.2012.6401576"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M. Horiguchi, K. Itoh, Nanoscale Memory Repair, Springer, New York, NY, USA. 2011.","DOI":"10.1007\/978-1-4419-7958-2"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M. Nicolaidis, N. Achouri, and L. Anghel, \u201cA diversified memory built-in self-repair approach for nanotechnologies,\u201d Proc. IEEE VTS 2004, pp.313-318, April 2004.","DOI":"10.1109\/VTEST.2004.1299258"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M. Nicolaidis and P. Papavramidou, \u201cTransparent BIST for ECC-based memory repair,\u201d Proc. IEEE IOLTS 2013, pp.216-213, July 2013.","DOI":"10.1109\/IOLTS.2013.6604082"},{"key":"6","unstructured":"[6] C.L. Su, Y.-T. Yeh, and C.-W. Wu, \u201cAn integrated ECC and redundancy repair scheme for memory reliability enhancement,\u201d Proc. IEEE DFT 2005, pp.81-89, Oct. 2005."},{"key":"7","unstructured":"[7] J.F. Li, J.-C. Yeh, R.-F. Huang, and C.-W. Wu, \u201cA built-in self-repair scheme for semiconductor memories with 2-D redundancy,\u201d Proc. ITC 2003, pp.393-402, Oct. 2003."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] A. Benso, S. Chiusano, G.D. Natale, and P. Prinetto, \u201cAn on-line BIST RAM architecture with self-repair capabilities,\u201d IEEE Trans. on Rel., vol.51, no.1, pp.123-128, March 2002.","DOI":"10.1109\/24.994929"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] B. Schroeder, E. Pinheiro, and W.-D. Weber, \u201cDRAM errors in the wild: a large-scale field study,\u201d Proc. SIGMETRICS '09, pp.193-204, June 2009.","DOI":"10.1145\/1555349.1555372"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A. Saleh, J.J. Serrano, and J.H. Patel, \u201cReliability of scrubbing recovery-techniques for memory systems,\u201d IEEE Trans. on Rel., vol.39, no.1, pp.114-122, April 1990.","DOI":"10.1109\/24.52622"},{"key":"11","unstructured":"[11] B. Jacob, S. Ng, and D. Wang, Memory Systems: Cache, DRAM, Disk, Morgan Kaufmann Publishers, San Francisco, CA, USA. 2007."},{"key":"12","unstructured":"[12] http:\/\/quid.hpl.hp.com:9081\/cacti\/"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] A.J. Van De Goor, I.B.S. Tlili, and S. Hamdioui, \u201cConverting march tests for bit-oriented memories into tests for word-oriented memories,\u201d Proc. Int'l Workshop on MTDT 1998, pp.46-52, Aug. 1998.","DOI":"10.1109\/MTDT.1998.705945"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] G. Mayuga, Y. Yamato, T. Yoneda, Y. Sato, and M. Inoue, \u201cAn ECC-based memory architecture with online self-repair capabilities for reliability enhancement,\u201d Proc. IEEE ETS 2015, pp.1-6, May 2015.","DOI":"10.1109\/ETS.2015.7138734"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E99.D\/10\/E99.D_2015EDP7408\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T00:06:54Z","timestamp":1498349214000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E99.D\/10\/E99.D_2015EDP7408\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":14,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2015edp7408","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}