{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T15:21:45Z","timestamp":1648912905550},"reference-count":8,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/transinf.2016edl8208","type":"journal-article","created":{"date-parts":[[2017,3,31]],"date-time":"2017-03-31T22:24:04Z","timestamp":1490999044000},"page":"910-913","source":"Crossref","is-referenced-by-count":0,"title":["Low-Cost Adaptive and Fault-Tolerant Routing Method for 2D Network-on-Chip"],"prefix":"10.1587","volume":"E100.D","author":[{"given":"Ruilian","family":"XIE","sequence":"first","affiliation":[{"name":"State Key Laboratory of Wide Bandgap Semiconductor Technology Disciplines, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jueping","family":"CAI","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Wide Bandgap Semiconductor Technology Disciplines, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"XIN","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Wide Bandgap Semiconductor Technology Disciplines, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"YANG","sequence":"additional","affiliation":[{"name":"Institute of Natural Resources Environment and Historical Culture, Xian Yang Normal University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] M. Valinataja, S. Mohammadi, J. Plosila, P. Liljeberg, and H. Tenhunen, \u201cA reconfigurable and adaptive routing method for fault-tolerant mesh based networks-on-chip,\u201d Int. J. Electronics and Communications (AEU), vol.65, no.7, pp.630-640, 2011.","DOI":"10.1016\/j.aeue.2010.09.002"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] R. Xie, J. Cai, and X. Xin, \u201cSimple fault-tolerant method to balance load in network-on-chip,\u201d Electronics Letters, vol.52, no.10, pp.814-816, 2016.","DOI":"10.1049\/el.2015.3150"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M. Ebrahimi and M. Daneshtalab, \u201cA light-weight fault-tolerant routing method tolerating faulty links and routers,\u201d Computing, vol.97, no.6, pp.631-648, 2015.","DOI":"10.1007\/s00607-013-0362-9"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M. Ebrahimi, M. Daneshtalab, and J. Plosila, \u201cHigh Performance Fault-Tolerant Routing Algorithm for NoC-based Many-Core Systems,\u201d 2013 21st Euromicro International Conference on Parallel, Distributed and Network-Based Processing, pp.462-469, 2013.","DOI":"10.1109\/PDP.2013.75"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] F. Chaix, D. Avresky, N.-E. Zergainoh, and M. Nicolaidis, \u201cA fault-tolerant deadlock-free adaptive routing for On Chip interconnects,\u201d Design Automation & Test in Europe, pp.1-4, 2011.","DOI":"10.1109\/DATE.2011.5763303"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C. Feng, Z. Lu, A. Jantsch, J. Li, and M. Zhang, \u201cFON: Fault-on-neighbor aware routing method for networks-on-chip,\u201d 23rd IEEE International Conference on SoC, pp.441-446, 2010.","DOI":"10.1109\/SOCC.2010.5784672"},{"key":"7","unstructured":"[7] W. Dally and B. Towles, Principles and practices of interconnection networks, Morgan Kaufmann, San Francisco, CA, USA, 2004."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] L. Shang, L.S. Peh, and N.K. Jha, \u201cPowerHerd: a distributed scheme for dynamically satisfying peak-power constraints in interconnection networks,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.25, no.1, pp.92-110, 2006.","DOI":"10.1109\/TCAD.2005.852438"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E100.D\/4\/E100.D_2016EDL8208\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,20]],"date-time":"2019-09-20T13:50:16Z","timestamp":1568987416000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E100.D\/4\/E100.D_2016EDL8208\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":8,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2016edl8208","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}