{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T19:37:09Z","timestamp":1649014629367},"reference-count":9,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/transinf.2016edl8210","type":"journal-article","created":{"date-parts":[[2017,8,31]],"date-time":"2017-08-31T22:27:08Z","timestamp":1504218428000},"page":"2224-2227","source":"Crossref","is-referenced-by-count":0,"title":["A Method for Diagnosing Bridging Fault between a Gate Signal Line and a Clock Line"],"prefix":"10.1587","volume":"E100.D","author":[{"given":"Yoshinobu","family":"HIGAMI","sequence":"first","affiliation":[{"name":"Graduate School of Science and Engineering, Ehime University"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Senling","family":"WANG","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Engineering, Ehime University"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Hiroshi","family":"TAKAHASHI","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Engineering, Ehime University"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Shin-ya","family":"KOBAYASHI","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Engineering, Ehime University"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Kewal K.","family":"SALUJA","sequence":"additional","affiliation":[{"name":"University of Wisconsin - Madison"}],"role":[{"role":"author","vocab":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] Y. Higami, H. Takahashi, S. Kobayashi, and K.K. Saluja, \u201cDiagnosis for Bridging Faults on Clock Lines,\u201d Proc. Pacific Rim Int. Conf. on Dependable Computing, pp.135-144, 2012. 10.1109\/prdc.2012.15"},{"key":"2","unstructured":"[2] A. Jee and F.J. Ferguson, \u201cCarafe: An Inductive Fault Analysis Tool for CMOS VLSI Circuits,\u201d Proc. VLSI Test Symp., pp.92-98, 1993. 10.1109\/vtest.1993.313302"},{"key":"3","unstructured":"[3] S.T. Zachariah, S. Chakravarty, and C.D. Roth, \u201cA Novel Algorithm to Extract Two-Node Bridges,\u201d Proc. Design Automation Conf., pp.790-793, 2000. 10.1145\/337292.337780"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] K. Suemitsu, T. Ito, T. Kanamoto, M. Terai, S. Kotani, and S. Sawada, \u201cA Parallel Method to Extract Critical Areas of Net Pairs for Diagnosing Bridge Faults,\u201d IEICE Trans. on Fundamentals, vol.E91-A, no.12, pp.3524-3530, 2008. 10.1093\/ietfec\/e91-a.12.3524","DOI":"10.1093\/ietfec\/e91-a.12.3524"},{"key":"5","unstructured":"[5] F. Yang, S. Chakravarty, N. Devta-Prasanna, S.M. Reddy, and I. Pomeranz, \u201cImproving the Detectability of Resistive Open Faults in Scan Cells,\u201d Proc. Int. Sympo. on Defect and Fault Tolerace in VLSI Systems, pp.383-391, 2009. 10.1109\/dft.2009.30"},{"key":"6","unstructured":"[6] S. Venkataraman and W. Fuchs, \u201cA deductive technique for diagnosis of bridging faults,\u201d Dig. Int. Conf. on Computer-Aided Design, pp.562-567, 1997. 10.1109\/iccad.1997.643595"},{"key":"7","unstructured":"[7] Y. Gong and S. Chakravarty, \u201cLocating bridging faults using dynamically computed stuck-at fault dictionaries,\u201d IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.17, no.9, pp.876-887, 1998. 10.1109\/43.720323"},{"key":"8","unstructured":"[8] S.-Y. Huang, \u201cOn improving the accuracy of multiple defect diagnosis,\u201d Proc. VLSI Test Symp., pp.34-39, 2001. 10.1109\/vts.2001.923415"},{"key":"9","unstructured":"[9] X. Wen, S. Kajihara, K. Miyase, Y. Yamato, K.K. Saluja, L.-T. Wang, and K. Kinoshita, \u201cA Per-Test Fault Diagnosis Method Based on the X-Fault Model,\u201d IEICE Trans. on Information and Systems, vol.E89-D, no.11, pp.2756-2765, 2006. 10.1093\/ietisy\/e89-d.11.2756"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E100.D\/9\/E100.D_2016EDL8210\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,2]],"date-time":"2017-09-02T04:58:24Z","timestamp":1504328304000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E100.D\/9\/E100.D_2016EDL8210\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":9,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2016edl8210","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}