{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T22:40:01Z","timestamp":1749940801361,"version":"3.41.0"},"reference-count":27,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/transinf.2016edp7184","type":"journal-article","created":{"date-parts":[[2017,1,31]],"date-time":"2017-01-31T22:30:19Z","timestamp":1485901819000},"page":"323-331","source":"Crossref","is-referenced-by-count":4,"title":["LAPS: Layout-Aware Path Selection for Post-Silicon Timing Characterization"],"prefix":"10.1587","volume":"E100.D","author":[{"given":"Yu","family":"HU","sequence":"first","affiliation":[{"name":"Beijing Advanced Innovation Center for Imaging Technology, Capital Normal University"},{"name":"State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jing","family":"YE","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiping","family":"SHI","sequence":"additional","affiliation":[{"name":"Beijing Advanced Innovation Center for Imaging Technology, Capital Normal University"},{"name":"College of Information Engineering, Capital Normal University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowei","family":"LI","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] C. Zhuo, K. Agarwal, D. Blaauw, and D. Sylvester, \u201cActive Learning Framework for Post-Silicon Variation Extraction and Test Cost Reduction,\u201d ICCAD, pp.508-515, 2010.","DOI":"10.1109\/ICCAD.2010.5653806"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Q. Liu and S.S. Sapatnekar, \u201cSynthesizing a Representative Critical Path for Post-Silicon Delay Prediction,\u201d ISPD, pp.183-190, 2009.","DOI":"10.1145\/1514932.1514973"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] C. Zhuo, D. Blaauw, and D. Sylvester, \u201cPost-Fabrication Measurement-Driven Oxide Breakdown Prediction and Management,\u201d ICCAD, pp.441-448, 2009.","DOI":"10.1145\/1687399.1687482"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] F. Koushanfar and M. Potkonjak, \u201cCAD-Based Security, Cryptography, and Digital Rights Management,\u201d DAC, pp.268-269, 2007.","DOI":"10.1145\/1278480.1278547"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J. Ye, Y. Hu, and X. Li, \u201cOPUF: Obfuscation Logic Based Physical Unclonable Function,\u201d IOLTS, pp.156-161, 2015.","DOI":"10.1109\/IOLTS.2015.7229850"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J. Ye, Y. Hu, and X. Li, \u201cDCPUF: Placement and Routing Constraint based Dynamically Configured Physical Unclonable Function on FPGA,\u201d FPGA, poster 17, pp.279-279, 2016.","DOI":"10.1145\/2847263.2847312"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] D. Blaauw, K. Chopra, A. Srivastava, and L. Scheffer, \u201cStatistical Timing Analysis: From Basic Principles to State of the Art,\u201d IEEE TCAD, vol.27, no.4, pp.589-607, 2008.","DOI":"10.1109\/TCAD.2007.907047"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J. Deng, A. Rahman, R. Thoma, P.W. Schneider, J. Johnson, H. Trombley, N. Lu, R.Q. Williams, H.M. Nayfeh, K. Zhao, R. Robison, X. Guan, N. Zamdmer, S. Shuma, B. Worth, J.E. Sundquist, E.A. Foreman, S.K. Springer, and R. Wachnik, \u201cSOI FinFET nFET-to-pFET Tracking Variability Compact Modeling and Impact on Latch Timing,\u201d IEEE TED, vol.62, no.6, pp.1760-1768, 2015.","DOI":"10.1109\/TED.2015.2423634"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S.R. Sarangi, B. Greskamp, R. Teodorescu, J. Nakano, A. Tiwari, and J. Torrellas, \u201cVARIUS: A Model of Parameter Variation and Resulting Timing Errors for Microarchitects,\u201d IEEE TSM, vol.21, no.1, pp.3-13, 2008.","DOI":"10.1109\/TSM.2007.913186"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J. Fan, N. Mi, S.X..-D. Tan, Y. Cai, and X. Hong, \u201cStatistical Model Order Reduction for Interconnect Circuits Considering Spatial Correlations,\u201d DATE, pp.1-6, 2007.","DOI":"10.1109\/DATE.2007.364514"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] R. Zheng, L. Xi, H. Shaojian, C. Shoumian, Z. Yuhang, and S. Yanling, \u201cA Correlation-Considered Variation-Aware Interconnect Parasitic Profile Extraction Method,\u201d IEEE TED, vol.59, no.9, pp.2321-2326, 2012.","DOI":"10.1109\/TED.2012.2202908"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] L. Milor, L. Yu, and B. Liu, \u201cLogic Product Speed Evaluation and Forecasting During the Early Phases of Process Technology Development using Ring Oscillator Data,\u201d IWSM, pp.20-23, 1997.","DOI":"10.1109\/IWSTM.1997.629404"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] H.K. Alidash, A. Calimera, A. Macii, E. Macii, and M. Poncino, \u201cOn-Chip Process Variation-Tracking Through an All-Digital Monitoring Architecture,\u201d IET CDS, vol.6, no.5, pp.366-373, 2012.","DOI":"10.1049\/iet-cds.2011.0360"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A. Ghosh, R.M. Rao, J.-J. Kim, C.-T. Chuang, and R.B. Brown, \u201cSlew-Rate Monitoring Circuit for On-Chip Process Variation Detection,\u201d IEEE TVLSI, vol.21, no.9, pp.1683-1692, 2013.","DOI":"10.1109\/TVLSI.2012.2218838"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] X. Li, R.R. Rutenbar, and R.D. Blanton, \u201cVirtual Probe: A Statistically Optimal Framework for Minimum-Cost Silicon Characterization of Nanoscale Integrated Circuits,\u201d ICCAD, pp.433-440, 2009.","DOI":"10.1145\/1687399.1687481"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] W. Zhang, X. Li, and R.A. Rutenbar, \u201cBayesian Virtual Probe: Minimizing Variation Characterization Cost for Nanoscale IC Technologies via Bayesian Inference,\u201d DAC, pp.262-267, 2010.","DOI":"10.1145\/1837274.1837342"},{"key":"17","unstructured":"[17] M. Li, A. Davoodi, and L. Xie, \u201cCustom On-Chip Sensors for Post-Silicon Failing Path Isolation in the Presence of Process Variations,\u201d DATE, pp.1591-1596, 2012."},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] F. Koushanfar, P. Boufounos, and D. Shamsi, \u201cPost-Silicon Timing Characterization by Compressed Sensing,\u201d ICCAD, pp.185-189, 2008.","DOI":"10.1109\/ICCAD.2008.4681572"},{"key":"19","unstructured":"[19] M. Potkonjak, \u201cNon-Invasive Timing Characterization Integrated Circuits Using Sensitizable Signal Paths Sparse Equations,\u201d US Patent US008176454B2, 2012."},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] E.J. Jang, J. Chung, A. Gattiker, S. Nassif, and J.A. Abraham, \u201cPost-Silicon Timing Validation Method Using Path Delay Measurements,\u201d ATS, pp.232-237, 2011.","DOI":"10.1109\/ATS.2011.32"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] X. Zhang, J. Ye, Y. Hu, and X. Li, \u201cCapturing Post-Silicon Variation by Layout-Aware Path-Delay Testing,\u201d DATE, pp.288-291, 2013.","DOI":"10.7873\/DATE.2013.071"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] E.J. Jang, A. Gattiker, S. Nassif, and J.A. Abraham, \u201cEfficient and Product-Representative Timing Model Validation,\u201d VTS, pp.90-95, 2011.","DOI":"10.1109\/VTS.2011.5783761"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] X. Wang, M. Tehranipoor, S. George, D. Tran, and L. Winemberg, \u201cDesign and Analysis of a Delay Sensor Applicable to Process\/Environmental Variations and Aging Measurements,\u201d IEEE TVLSI, vol.20, no.8, pp.1405-1418, 2012.","DOI":"10.1109\/TVLSI.2011.2158124"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] A. Drake, R. Senger, H. Deogun, G. Carpenter, S. Ghiasi, T. Nguyen, N. James, M. Floyd, and V. Pokala, \u201cA Distributed Critical-Path Timing Monitor for a 65 nm High-Performance Microprocessor,\u201d ISSCC, pp.398-399, 2007.","DOI":"10.1109\/ISSCC.2007.373462"},{"key":"25","unstructured":"[25] S. Feng, et. al., SampleSurvey Theory and Methods, China Statistics Press, 2nd ed., 2012. http:\/\/www.biblio.com\/book\/sample-survey-theory-methods-2nd-edition\/d\/657140208"},{"key":"26","unstructured":"[26] http:\/\/www.princeton.edu\/~chaff\/zchaff.html"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] J. Aarestad, C. Lamech, J. Plusquellic, D. Acharyya, and K. Agarwal, \u201cCharacterizing Within-Die and Die-to-Die Delay Variations Introduced by Process Variations and SOI History Effect,\u201d DAC, pp.534-539, 2011.","DOI":"10.1145\/2024724.2024848"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E100.D\/2\/E100.D_2016EDP7184\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T22:17:05Z","timestamp":1749939425000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E100.D\/2\/E100.D_2016EDP7184\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":27,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2016edp7184","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2017]]}}}