{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T04:11:25Z","timestamp":1750824685638,"version":"3.41.0"},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/transinf.2016lop0001","type":"journal-article","created":{"date-parts":[[2017,7,31]],"date-time":"2017-07-31T22:19:51Z","timestamp":1501539591000},"page":"1574-1582","source":"Crossref","is-referenced-by-count":2,"title":["A Fast Updatable Implementation of Index Generation Functions Using Multiple IGUs"],"prefix":"10.1587","volume":"E100.D","author":[{"given":"Tsutomu","family":"SASAO","sequence":"first","affiliation":[{"name":"Department of Computer Science, Meiji University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] C. Halatsis and N. Gaitanis, \u201cIrredundant normal forms and minimal dependence sets of a Boolean functions,\u201d IEEE Trans. Comput., vol.C-27, no.11, pp.1064-1068, Nov. 1978. 10.1109\/tc.1978.1674997","DOI":"10.1109\/TC.1978.1674997"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] Y. Kambayashi, \u201cLogic design of programmable logic arrays,\u201d IEEE Trans. Comput., vol.C-28, no.9, pp.609-617, Sept. l979. 10.1109\/tc.1979.1675428","DOI":"10.1109\/TC.1979.1675428"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] Y. Matsunaga, \u201cSynthesis algorithm for parallel index generator,\u201d IEICE Trans. Fund. Electronics, Communications and Computer Sciences, vol.E97-A, no.12, pp.2451-2458, Dec. 2014. 10.1587\/transfun.e97.a.2451","DOI":"10.1587\/transfun.E97.A.2451"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] K. Pagiamtzis and A. Sheikholeslami, \u201cContent-addressable memory (CAM) circuits and architectures: A tutorial and survey,\u201d IEEE J. Solid-State Circuits, vol.41, no.3, pp.712-727, March 2006. 10.1109\/jssc.2005.864128","DOI":"10.1109\/JSSC.2005.864128"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] T. Sasao, Switching Theory for Logic Synthesis, Kluwer Academic Publishers, 1999.","DOI":"10.1007\/978-1-4615-5139-3"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] T. Sasao, \u201cOn the number of dependent variables for incompletely specified multiple-valued functions,\u201d International Symposium on Multiple-Valued Logic (ISMVL-2000), pp.91-97, May 2000. 10.1109\/ismvl.2000.848605","DOI":"10.1109\/ISMVL.2000.848605"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] T. Sasao and H. Nakahara, \u201cImplementations of reconfigurable logic arrays on FPGAs,\u201d International Conference on Field-Programmable Technology 2007 (ICFPT'07), Kitakyushu, Japan, pp.217-223, Dec. 12-14, 2007. 10.1109\/fpt.2007.4439252","DOI":"10.1109\/FPT.2007.4439252"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] T. Sasao, \u201cOn the numbers of variables to represent sparse logic functions,\u201d International Conference on Computer Aided Design (ICCAD-2008), pp.45-51, Nov. 2008. 10.1109\/iccad.2008.4681550","DOI":"10.1109\/ICCAD.2008.4681550"},{"key":"9","unstructured":"[9] T. Sasao, M. Matsuura, and H. Nakahara, \u201cA realization of index generation functions using modules of uniform sizes,\u201d 19th International Workshop on Logic and Synthesis (IWLS-2010), pp.201-208, June 18-20, 2010."},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] T. Sasao, Memory-Based Logic Synthesis, Springer, 2011.","DOI":"10.1007\/978-1-4419-8104-2"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] T. Sasao, \u201cIndex generation functions: Recent developments,\u201d (invited paper) International Symposium on Multiple-Valued Logic (ISMVL-2011), Tuusula, Finland, May 23-25, 2011. 10.1109\/ismvl.2011.17","DOI":"10.1109\/ISMVL.2011.17"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] T. Sasao, \u201cLinear decomposition of index generation functions,\u201d 17th Asia and South Pacific Design Automation Conference(ASPDAC-2012), Sydney, Australia, pp.781-788, Jan. 30-Feb. 2, 2012. 10.1109\/aspdac.2012.6165060","DOI":"10.1109\/ASPDAC.2012.6165060"},{"key":"13","unstructured":"[13] T. Sasao, \u201cIndex generation functions: Tutorial,\u201d Journal of Multiple-Valued Logic and Soft Computing, vol.23, no.3-4, pp.235-263, 2014."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] T. Sasao, \u201cA realization of index generation functions using multiple IGUs,\u201d International Symposium on Multiple-Valued Logic, (ISMVL-2016), Sapporo, Japan, pp.113-118, May 17-19, 2016. 10.1109\/ismvl.2016.17","DOI":"10.1109\/ISMVL.2016.17"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E100.D\/8\/E100.D_2016LOP0001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T19:17:51Z","timestamp":1750792671000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E100.D\/8\/E100.D_2016LOP0001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":14,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2016lop0001","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2017]]}}}