{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,13]],"date-time":"2025-06-13T04:10:47Z","timestamp":1749787847271,"version":"3.41.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/transinf.2016pap0026","type":"journal-article","created":{"date-parts":[[2016,11,30]],"date-time":"2016-11-30T22:14:48Z","timestamp":1480544088000},"page":"2881-2890","source":"Crossref","is-referenced-by-count":0,"title":["A Runtime Optimization Selection Framework to Realize Energy Efficient Networks-on-Chip"],"prefix":"10.1587","volume":"E99.D","author":[{"given":"Yuan","family":"HE","sequence":"first","affiliation":[{"name":"Graduate School of Information Science and Technology, The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masaaki","family":"KONDO","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Technology, The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"NAKADA","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Technology, The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"SASAKI","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Columbia University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinobu","family":"MIWA","sequence":"additional","affiliation":[{"name":"Graduate School of Information Systems, The University of Electro-Communications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"NAKAMURA","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Technology, The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] H. Esmaeilzadeh, E. Blem, R.S. Amant, K. Sankaralingam, and D. Burger, \u201cDark silicon and the end of multicore scaling,\u201d Proc. 38th ISCA, pp.365-376, 2011.","DOI":"10.1145\/2000064.2000108"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] L.-S. Peh and W.J. Dally, \u201cA delay model and speculative architecture for pipelined routers,\u201d Proc. 7th HPCA, pp.255-266, 2001.","DOI":"10.1109\/HPCA.2001.903268"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] R. Mullins, A. West, and S. Moore, \u201cLow-latency virtual-channel routers for on-chip networks,\u201d Proc. 31st ISCA, pp.188-197, June 2004.","DOI":"10.1109\/ISCA.2004.1310774"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] H. Matsutani, M. Koibuchi, H. Amano, and T. Yoshinaga, \u201cPrediction router: A low-latency on-chip router architecture with multiple predictors,\u201d IEEE Trans. Comput., vol.60, no.6, pp.783-799, 2011.","DOI":"10.1109\/TC.2011.17"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y. He, H. Sasaki, S. Miwa, and H. Nakamura, \u201cPredict-more router: A low latency NoC router with more route predictions,\u201d Proc. 27th IPDPSW, pp.842-850, May 2013.","DOI":"10.1109\/IPDPSW.2013.40"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Y. He, H. Sasaki, S. Miwa, and H. Hiroshi, \u201cMcRouter: Multicast within a router for high performance Network-on-Chips,\u201d Proc. 22nd PACT, pp.319-330, 2013.","DOI":"10.1109\/PACT.2013.6618821"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] H. Jang, B.S. An, N. Kulkarni, K.H. Yum, and E.J. Kim, \u201cA hybrid buffer design with STT-MRAM for on-chip interconnects,\u201d Proc. 6th NoCS, pp.193-200, 2012.","DOI":"10.1109\/NOCS.2012.30"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] G. Michelogiannakis, N. Jiang, D. Becker, and W.J. Dally, \u201cPacket chaining: Efficient single-cycle allocation for on-chip networks,\u201d Proc. 44th MICRO, pp.83-94, 2011.","DOI":"10.1109\/L-CA.2011.15"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] R. Das, A.K. Mishra, C. Nicopoulos, D. Park, V. Narayanan, R. Iyer, M.S. Yousif, and C.R. Das, \u201cPerformance and power optimization through data compression in Network-on-Chip architectures,\u201d Proc. 14th HPCA, pp.215-225, Feb. 2008.","DOI":"10.1109\/HPCA.2008.4658641"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] Y. Jin, K.H. Yum, and E.J. Kim, \u201cAdaptive data compression for high-performance low-power on-chip networks,\u201d Proc. 41st MICRO, pp.354-363, 2008.","DOI":"10.1109\/MICRO.2008.4771804"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] H. Matsutani, M. Koibuchi, D. Ikebuchi, K. Usami, H. Nakamura, and H. Amano, \u201cUltra fine-grained run-time power gating of on-chip routers for CMPs,\u201d Proc. 4th NoCS, pp.61-68, 2010.","DOI":"10.1109\/NOCS.2010.16"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] A. Kumar, L.-S. Peh, P. Kundu, and N.K. Jha, \u201cExpress virtual channels: Towards the ideal interconnection fabric,\u201d Proc. 34th ISCA, pp.150-161, June 2007.","DOI":"10.1145\/1250662.1250681"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] M. Hayenga and M. Lipasti, \u201cThe NoX router,\u201d Proc. 44th MICRO, pp.36-46, Dec. 2011.","DOI":"10.1145\/2155620.2155626"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] R. Das, S. Narayanasamy, S.K. Satpathy, and R.G. Dreslinski, \u201cCatnap: Energy proportional multiple Network-on-Chip,\u201d Proc. 40th ISCA, pp.320-331, 2013.","DOI":"10.1145\/2485922.2485950"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] T. Nakada, S. Miwa, K. Yano, and H. Nakamura, \u201cPerformance modeling for designing NoC-based multiprocessors,\u201d Proc. RSP'13, pp.30-36, Oct 2013.","DOI":"10.1109\/RSP.2013.6683955"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] V. Soteriou, H. Wang, and L. Peh, \u201cA statistical traffic model for on-chip interconnection networks,\u201d Proc. MASCOTS'06, pp.104-116, Sept. 2006.","DOI":"10.1109\/MASCOTS.2006.9"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Z. Guz, I. Walter, E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, \u201cNetwork delays and link capacities in application-specific wormhole NoCs,\u201d VLSI Design, vol.2007, Article ID 90941, 2007.","DOI":"10.1155\/2007\/90941"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] Y. Ben-Itzhak, I. Cidon, and A. Kolodny, \u201cDelay analysis of wormhole based heterogeneous NoC,\u201d Proc. 5th NoCS, pp.161-168, May 2011.","DOI":"10.1145\/1999946.1999972"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] P.T. Wolkotte, G.J.M. Smit, N. Kavaldjiev, J.E. Becker, and J. Becker, \u201cEnergy model of Networks-on-Chip and a bus,\u201d Proc. SoC'05, pp.82-85, Nov, 2005.","DOI":"10.1109\/ISSOC.2005.1595650"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] S.E. Lee and N. Bagherzadeh, \u201cA high level power model for Network-on-Chip (NoC) router,\u201d Comput. Electr. Eng., vol.35, no.6, pp.837-845, Nov. 2009.","DOI":"10.1016\/j.compeleceng.2008.11.023"},{"key":"21","unstructured":"[21] H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik, \u201cOrion: A power-performance simulator for interconnection networks,\u201d Proc. 35th MICRO, pp.294-305, 2002."},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] A.B. Kahng, B. Li, L.-S. Peh, and K. Samadi, \u201cORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration,\u201d Proc. DATE'09, pp.423-428, April 2009.","DOI":"10.1109\/DATE.2009.5090700"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] N. Banerjee, P. Vellanki, and K.S. Chatha, \u201cA power and performance model for Network-on-Chip architectures,\u201d Proc. DATE'04, pp.1250-1255, Feb. 2004.","DOI":"10.1109\/DATE.2004.1269067"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] P.P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, \u201cPerformance evaluation and design trade-offs for Network-on-Chip interconnect architectures,\u201d IEEE Trans. Comput., vol.54, no.8, pp.1025-1040, Aug. 2005.","DOI":"10.1109\/TC.2005.134"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Z. Hu, A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, H. Jacobson, and P. Bose, \u201cMicroarchitectural techniques for power gating of execution units,\u201d Proc. ISLPED'04, pp.32-37, 2004.","DOI":"10.1145\/1013235.1013249"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] M.M.K. Martin, D.J. Sorin, B.M. Beckmann, M.R. Marty, M. Xu, A.R. Alameldeen, K.E. Moore, M.D. Hill, and D.A. Wood, \u201cMultifacet's general execution-driven multiprocessor simulator (GEMS) toolset,\u201d SIGARCH CAN, vol.33, no.4, pp.92-99, Nov. 2005.","DOI":"10.1145\/1105734.1105747"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] P.P. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner, \u201cSimics: A full system simulation platform,\u201d Computer, vol.35, no.2, pp.50-58, 2002.","DOI":"10.1109\/2.982916"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] N. Agarwal, T. Krishna, L.-S. Peh, and N.K. Jha, \u201cGARNET: A detailed on-chip network model inside a full-system simulator,\u201d Proc. ISPASS'09, pp.33-42, 2009.","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"29","unstructured":"[29] \u201cNAS parallel benchmarks 3.3,\u201d http:\/\/www.nas.nasa.gov\/Resources\/Software\/npb.html"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, and A. Gupta, \u201cThe SPLASH-2 programs: Characterization and methodological considerations,\u201d Proc. 22nd ISCA, pp.24-36, 1995.","DOI":"10.1109\/ISCA.1995.524546"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E99.D\/12\/E99.D_2016PAP0026\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,12]],"date-time":"2025-06-12T23:24:54Z","timestamp":1749770694000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E99.D\/12\/E99.D_2016PAP0026\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":30,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2016pap0026","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2016]]}}}