{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,18]],"date-time":"2024-07-18T05:53:02Z","timestamp":1721281982562},"reference-count":23,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. &amp; Syst."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/transinf.2016pap0030","type":"journal-article","created":{"date-parts":[[2016,11,30]],"date-time":"2016-11-30T22:15:10Z","timestamp":1480544110000},"page":"2891-2900","source":"Crossref","is-referenced-by-count":1,"title":["An Inductive Method to Select Simulation Points"],"prefix":"10.1587","volume":"E99.D","author":[{"given":"MinSeong","family":"CHOI","sequence":"first","affiliation":[{"name":"Graduate School of Information Science and Technology, The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"FUKUDA","sequence":"additional","affiliation":[{"name":"Tokyo Software & Systems Development Laboratory, IBM Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"GOSHIMA","sequence":"additional","affiliation":[{"name":"Information Systems Architecture Research Division, National Institute of Informatics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuichi","family":"SAKAI","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Technology, The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] SPEC CPU 2006. http:\/\/www.spec.org\/cpu2006\/"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] A.A. Nair and L.K. John, \u201cSimulation points for SPEC CPU 2006,\u201d Proc. Int&apos;l Conf. on Computer Design (ICCD), pp.397-403, Oct. 2008.","DOI":"10.1109\/ICCD.2008.4751891"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] T. Sherwood, E. Perelman, G. Hamerly, S. Sair, and B. Calder, \u201cDiscovering and exploiting program phases,\u201d IEEE Micro, vol.23, no.6, pp.84-93, 2003.","DOI":"10.1109\/MM.2003.1261391"},{"key":"4","unstructured":"[4] M. Hind, V. Rajan, and P.F. Sweeney, \u201cPhase detection: A problem classication,\u201d Tech. Rep., IBM Research, 2003."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] E. Perelman, G. Hamerly, and B. Calder, \u201cPicking statistically valid and early simulation points,\u201d Proc. Int&apos;l Conf. on Parallel Architectures and Compilation Techniques (PACT), pp.244-255, Sept. 2003.","DOI":"10.1109\/PACT.2003.1238020"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] G. Hamerly, E. Perelman, and B. Calder, \u201cHow to use SimPoint to pick simulation points,\u201d ACM SIGMETRICS Performance Evaluation Review, vol.31, no.4, pp.25-30, March 2004.","DOI":"10.1145\/1054907.1054913"},{"key":"7","unstructured":"[7] G. Hamerly, E. Perelman, J. Lau, and B. Calde, \u201cSimPoint 3.0: Faster and more flexible program analysis,\u201d J. Instruction-Level Parallelism (JILP), vol.7, no.4, pp.1-28, Sept. 2005."},{"key":"8","unstructured":"[8] G. Hamerly, E. Perelman, J. Lau, B. Calder, and T. Sherwood, \u201cUsing machine learning to guide architecture simulation,\u201d J. Machine Learning Research (JMLR), vol.7, no.2, pp.343-378, Feb. 2006."},{"key":"9","unstructured":"[9] G. Hamerly and C. Elkan, \u201cLearning the <i>k<\/i> in <i>k<\/i>-means,\u201d Tech. Rep. CS2002-0716, University of California, May 2002."},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J. Lau, E. Perelman, and B. Calder, \u201cSelecting software phase markers with code structure analysis,\u201d Proc. Int&apos;l Symp. on Code Generation and Optimization (CGO), pp.135-146, 2006.","DOI":"10.1109\/CGO.2006.32"},{"key":"11","unstructured":"[11] Y. Akamatsu, M. Goshima, and S. Sakai, \u201cA phase detection technique not using fixed-length intervals,\u201d Proc. Symp. on Advanced Computing Systems and Infrastructures (SACSIS), pp.157-165, May 2011. (in Japanese)."},{"key":"12","unstructured":"[12] K. Hayakawa, N. Kurata, and S. Sakai, \u201cA phase detection technique with variable-length segments,\u201d IPSJ SIG Report 2013-ARC-206 (SWoPP), no.26, pp.1-9, Aug. 2013. (in Japanese)."},{"key":"13","unstructured":"[13] \u201cOnikiri 2.\u201d https:\/\/github.com\/onikiri\/onikiri2\/"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] R. Shioya, K. Horio, M. Goshima, and S. Sakai, \u201cRegister cache system not for latency reduction purpose,\u201d Proc. Int&apos;l Symp. on Microarchitecture (MICRO), pp.301-312, Dec. 2010.","DOI":"10.1109\/MICRO.2010.43"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] R. Shioya and H. Ando, \u201cEnergy efficiency improvement of renamed trace cache through the reduction of dependent path length,\u201d Proc. 32nd IEEE Int&apos;l Conf. on Computer Design (ICCD), pp.416-423, Oct. 2014.","DOI":"10.1109\/ICCD.2014.6974714"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] R. Shioya, M. Goshima, and H. Ando, \u201cA front-end execution architecture for high energy efficiency,\u201d Proc. 47th Annual IEEE\/ACM Int&apos;l Symp. on Microarchitecture (MICRO), pp.419-431, Dec. 2014.","DOI":"10.1109\/MICRO.2014.35"},{"key":"17","unstructured":"[17] K. Krewell, \u201cIntel&apos;s Haswell cuts core power,\u201d Microprocessor Report, Sept. 2012."},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] B. Sinharoy, J.A. Van Norstrand, R.J. Eickemeyer, H.Q. Le, J. Leenstra, D.Q. Nguyen, B. Konigsburg, K. Ward, M.D. Brown, J.E. Moreira, D. Levitan, S. Tung, D. Hrusecky, J.W. Bishop, M. Gschwind, M. Boersma, M. Kroener, M. Kaltenbach, T. Karkhanis, and K.M. Fernsler, \u201cIBM POWER8 processor core microarchitecture,\u201d IBM J. Research and Development, vol.59, no.1, pp.2:1-2:21, 2015.","DOI":"10.1147\/JRD.2014.2376112"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] N. Hardavellas, S. Somogyi, T.F. Wenisch, R.E. Wunderlich, S. Chen, J. Kim, B. Falsafi, J.C. Hoe, and A.G. Nowatzyk, \u201cSimFlex: A fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture,\u201d ACM SIGMETRICS Performance Evaluation Review, vol.31, no.4, pp.31-34, March 2004.","DOI":"10.1145\/1054907.1054914"},{"key":"20","unstructured":"[20] T.F. Wenisch and R.E. Wunderlich, \u201cSimFlex: Fast, accurate and flexible simulation of computer systems,\u201d Tutorial in the Int&apos;l Symp. on Microarchitecture (MICRO), Nov. 2005."},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] T.F. Wenisch, R.E. Wunderlich, M. Ferdman, A. Ailamaki, B. Falsaf, and J.C. Hoe, \u201cSimFlex: Statistical sampling of computer system simulation,\u201d IEEE Micro, special issue on Computer Architecture Simulation, vol.26, no.4, pp.18-31, Aug. 2006.","DOI":"10.1109\/MM.2006.79"},{"key":"22","unstructured":"[22] \u201cSimFlex: Fast, accurate &amp; flexible computer architecture simulation.\u201d http:\/\/parsa.epfl.ch\/simflex\/"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] T.F. Wenisch, R.E. Wunderlich, B. Falsafi, and J.C. Hoe, \u201cSimulation sampling with live-points,\u201d Proc. Int&apos;l Symp. on Performance Analysis of Systems and Software (ISPASS), pp.2-12, March 2006.","DOI":"10.1109\/ISPASS.2006.1620785"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E99.D\/12\/E99.D_2016PAP0030\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,16]],"date-time":"2019-09-16T03:57:16Z","timestamp":1568606236000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E99.D\/12\/E99.D_2016PAP0030\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":23,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2016pap0030","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}