{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,14]],"date-time":"2025-04-14T14:06:39Z","timestamp":1744639599302},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/transinf.2017edl8229","type":"journal-article","created":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T22:26:08Z","timestamp":1519943168000},"page":"795-798","source":"Crossref","is-referenced-by-count":2,"title":["Pipelined Squarer for Unsigned Integers of Up to 12 Bits"],"prefix":"10.1587","volume":"E101.D","author":[{"given":"Seongjin","family":"CHOI","sequence":"first","affiliation":[{"name":"College of Sci. & Tech., Korea Univ."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyeong-Cheol","family":"OH","sequence":"additional","affiliation":[{"name":"College of Sci. & Tech., Korea Univ."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] S.L. Chiu, \u201cFuzzy model identification based on cluster estimation,\u201d J. Intelligent and Fuzzy Syst., vol.2, pp.267-278, 1994. DOI: 10.3233\/IFS-1994-2306 10.3233\/IFS-1994-2306","DOI":"10.3233\/IFS-1994-2306"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] K.-J. Cho, \u201cEfficient unsigned squarer design techniques,\u201d IEICE Electron. Express, vol.9, no.6, pp.422-428, March 2012. DOI: 10.1587\/elex:9.422 10.1587\/elex.9.422","DOI":"10.1587\/elex.9.422"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] S. Bui and J.E. Stein Jr., \u201cAdditional Optimizations for Parallel Squarer Units,\u201d Proc. IEEE Int. Symp. Circuits and Syst., pp.361-364, July 2014. DOI: 10.1109\/ISCAS.2014.6865140 10.1109\/iscas.2014.6865140","DOI":"10.1109\/ISCAS.2014.6865140"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] A.G.M. Strollo and D.D. Caro, \u201cBooth folding encoding for high performance square circuits,\u201d IEEE Trans. Circuits and Syst. II, vol.50, no.5, pp.250-254, May 2003. DOI: 10.1109\/TCSII.2003.810574 10.1109\/tcsii.2003.810574","DOI":"10.1109\/TCSII.2003.810574"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] D.W. Matula, \u201cHigher radix squaring operations employing left-to-right dual recoding,\u201d Proc. 19th IEEE Symp. Computer Arith., pp.40-47, June 2009. DOI: 10.1109\/ARITH.2009.34 10.1109\/arith.2009.34","DOI":"10.1109\/ARITH.2009.34"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] Y. Tanaka and S. Wei, \u201cEfficient squaring circuit using canonical signed-digit number representation,\u201d IEICE Electron. Express, vol.11, no.2, p.20130955, Jan. 2014. DOI: 10.1587\/elex.11.20130955 10.1587\/elex.11.20130955","DOI":"10.1587\/elex.11.20130955"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] J.-T. Yoo, K.F. Smith, and G. Gopalakrishnan, \u201cA fast Parallel squarer based on divide-and-conquer,\u201d IEEE J. Solid-State Circuits, vol.32, no.6, pp.909-912, June 1997. DOI: 10.1109\/4.585298 10.1109\/4.585298","DOI":"10.1109\/4.585298"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] E. Nurvitadhi, D. Sheffield, J. Sim, A. Mishra, G. Venkatesh, and D. Marr, \u201cAccelerating Binarized Neural Networks: Comparison of FPGA, CPU, GPU, and ASIC,\u201d Int. Conf. Field-Programmable Technology, pp.77-84, Dec. 2016. DOI: 10.1109\/FPT.2016.7929192 10.1109\/fpt.2016.7929192","DOI":"10.1109\/FPT.2016.7929192"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] H. Parandeh-Afshar, P. Brisk, and P. Ienne, \u201cEfficient synthesis of compressor trees on FPGAs,\u201d Proc. ASP-DAC, pp.138-143, 2008. DOI: 10.1109\/ASPDAC.2008.4483927 10.1109\/aspdac.2008.4483927","DOI":"10.1109\/ASPDAC.2008.4483927"},{"key":"10","unstructured":"[10] L. Dadda, \u201cSome schemes for parallel multipliers,\u201d Alta Frequenza, vol.34, pp.349-356, 1965."},{"key":"11","unstructured":"[11] I. Koren, Computer Arithmetic Algorithms, 2nd ed., A K Peters, MA, 2001."},{"key":"12","unstructured":"[12] Altera Corp., \u201cInteger Arithmetic IP Cores User Guide,\u201d UG-01063, https:\/\/www.altera.com, accessed 2017."},{"key":"13","unstructured":"[13] Altera Corp., \u201cStratix V Device Overview,\u201d SV51001, https:\/\/www.altera.com, accessed 2017."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] Q. Li, G. Liang, and A. Bermak, \u201cA High-speed 32-bit Signed\/Unsigned Pipelined Multiplier,\u201d Fifth Int. Symp. Electron. Design, Test & App., pp.207-211, 2010. DOI: 10.1109\/DELTA.2010.10 10.1109\/delta.2010.10","DOI":"10.1109\/DELTA.2010.10"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E101.D\/3\/E101.D_2017EDL8229\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,28]],"date-time":"2020-10-28T22:15:47Z","timestamp":1603923347000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E101.D\/3\/E101.D_2017EDL8229\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":14,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2017edl8229","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}