{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T20:45:16Z","timestamp":1761597916581},"reference-count":15,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/transinf.2017edp7231","type":"journal-article","created":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T17:26:22Z","timestamp":1519925182000},"page":"616-626","source":"Crossref","is-referenced-by-count":9,"title":["A General Low-Cost Fast Hybrid Reconfiguration Architecture for FPGA-Based Self-Adaptive System"],"prefix":"10.1587","volume":"E101.D","author":[{"given":"Rui","family":"YAO","sequence":"first","affiliation":[{"name":"College of Automation Engineering, Nanjing University of Aeronautics and Astronautics"}]},{"given":"Ping","family":"ZHU","sequence":"additional","affiliation":[{"name":"College of Automation Engineering, Nanjing University of Aeronautics and Astronautics"}]},{"given":"Junjie","family":"DU","sequence":"additional","affiliation":[{"name":"College of Automation Engineering, Nanjing University of Aeronautics and Astronautics"}]},{"given":"Meiqun","family":"WANG","sequence":"additional","affiliation":[{"name":"College of Automation Engineering, Nanjing University of Aeronautics and Astronautics"}]},{"given":"Zhaihe","family":"ZHOU","sequence":"additional","affiliation":[{"name":"College of Automation Engineering, Nanjing University of Aeronautics and Astronautics"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] R. Salvador, A. Otero, J. Mora, E. de la Torre, T. Riesgo, and L. Sekanina, \u201cSelf-reconfigurable evolvable hardware system for adaptive image processing,\u201d IEEE Trans. Comput., vol.62, no.8, pp.1481-1493, Aug. 2013. 10.1109\/tc.2013.78","DOI":"10.1109\/TC.2013.78"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] T. Higuchi, M. Iwata, D. Keymeulen, H. Sakanashi, M. Murakawa, I. Kajitani, E. Takahashi, K. Toda, N. Salami, N. Kajihara, and N. Otsu, \u201cReal-world applications of analog and digital evolvable hardware,\u201d IEEE Trans. Evol. Comput., vol.3, no.3, pp.220-235, Sept. 1999. 10.1109\/4235.788492","DOI":"10.1109\/4235.788492"},{"key":"3","unstructured":"[3] A. Stoica, \u201cEvolvable hardware for autonomous systems,\u201d Proc. Congress Evolutionary Computation, pp.1-125, 2004."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] L. Sekanina, \u201cVirtual reconfigurable circuits for real-world applications of evolvable hardware,\u201d Proc. Fifth Int. Conf. Evolvable Systems: From Biology to Hardware, Lecture Notes in Computer Science, vol.2606, pp.186-197, Springer, Berlin, Heidelberg, 2003. 10.1007\/3-540-36553-2_17","DOI":"10.1007\/3-540-36553-2_17"},{"key":"5","unstructured":"[5] Xilinx Inc., Partial Reconfiguration of a Processor Peripheral (ug744), 2010-9-21."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] C.-S. Choi and H. Lee, \u201cA self-reconfigurable adaptive FIR filter system on partial reconfiguration platform,\u201d IEICE Trans. Inf. & Syst., vol.E90-D, no.12, pp.1932-1938, Dec. 2007 10.1093\/ietisy\/e90-d.12.1932","DOI":"10.1093\/ietisy\/e90-d.12.1932"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A. Otero, R. Salvador, J. Mora, E. de la Torre, T. Riesgo, and L. Sekanina, \u201cA fast reconfigurable 2D HW core architecture on FPGAs for evolvable self-adaptive systems,\u201d NASA\/ESA Conference on Adaptive Hardware and Systems, AHS 2011, pp.336-343, June 2011. 10.1109\/ahs.2011.5963956","DOI":"10.1109\/AHS.2011.5963956"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] A. Otero, A. Morales-Cas, J. Portilla, E. de la Torre, and T. Riesgo, \u201cA modular peripheral to support self-reconfiguration in SoCs,\u201d 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2010, pp.88-95, Sept. 2010. 10.1109\/dsd.2010.100","DOI":"10.1109\/DSD.2010.100"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] R. Salvador, A. Otero, J. Mora, E. de la Torre, T. Riesgo, and L. Sekanina, \u201cImplementation techniques for evolvable HW systems: Virtual vs. dynamic reconfiguration,\u201d 22nd International Conference on Field Programmable Logic and Applications, FPL 2012, pp.547-550, Aug. 2012. 10.1109\/fpl.2012.6339376","DOI":"10.1109\/FPL.2012.6339376"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] R. Dobai and L. Sekanina, \u201cImage filter evolution on the Xilinx Zynq platform,\u201d NASA\/ESA Conference on Adaptive Hardware and Systems, AHS 2013, pp.164-171, 2013. 10.1109\/ahs.2013.6604241","DOI":"10.1109\/AHS.2013.6604241"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] R. Dobai and L. Sekanina, \u201cLow-level flexible architecture with hybrid reconfiguration for evolvable hardware,\u201d ACM Trans. Reconfigurable Technology and Systems, vol.8, no.3, pp.20:1-pp:24, May 2015. 10.1145\/2700414","DOI":"10.1145\/2700414"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] K. Zhang, H. Lu, S. Xiao, and W. Hu, \u201cRuntime bitstream relocation based intrinsic evolvable system,\u201d Elektronika ir Elektrotechnika, vol.20, no.6, pp.93-99, 2014. 10.5755\/j01.eee.20.6.4878","DOI":"10.5755\/j01.eee.20.6.4878"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] S. Corbetta, M. Morandi, M. Novati, M.D. Santambrogio, D. Sciuto, and P. Spoletini, \u201cInternal and external bitstream relocation for partial dynamic reconfiguration,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.17, no.11, pp.1650-1654, 2009. 10.1109\/tvlsi.2008.2005670","DOI":"10.1109\/TVLSI.2008.2005670"},{"key":"14","unstructured":"[14] M.A. Ponrani, G. Manoj, and R. Rajesvari, \u201cModule based partial reconfiguration on bitstream relocation filter,\u201d Int. Journal of Computer Applications, vol.66, pp.23-28, 2013."},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] F. Cancare, D.B. Bartolini, M. Carminati, D. Sciuto, and M.D. Santambrogio, \u201cOn the evolution of hardware circuits via reconfigurable architectures,\u201d ACM Trans. Reconfigurable Technology and Systems, vol.5, no.4, pp.22:1-22:22, 2012. 10.1145\/2392616.2392620","DOI":"10.1145\/2392616.2392620"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E101.D\/3\/E101.D_2017EDP7231\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T23:53:40Z","timestamp":1570838020000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E101.D\/3\/E101.D_2017EDP7231\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":15,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2017edp7231","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}