{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:01:30Z","timestamp":1725534090946},"reference-count":23,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2018,7,1]]},"DOI":"10.1587\/transinf.2017edp7330","type":"journal-article","created":{"date-parts":[[2018,6,30]],"date-time":"2018-06-30T22:28:54Z","timestamp":1530397734000},"page":"1835-1842","source":"Crossref","is-referenced-by-count":5,"title":["An Optimization Algorithm to Build Low Congestion Multi-Ring Topology for Optical Network-on-Chip"],"prefix":"10.1587","volume":"E101.D","author":[{"given":"Lijing","family":"ZHU","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Service Networks, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kun","family":"WANG","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Duan","family":"ZHOU","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Service Networks, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liangkai","family":"LIU","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Service Networks, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaxi","family":"GU","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Service Networks, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] M. Koibuchi, I. Fujiwara, K. Ishii, S. Namiki, F. Chaix, H. Matsutani, H. Amano, and T. Kudoh, \u201cOptical network technologies for HPC: computer-architects point of view,\u201d IEICE Electron. Express, vol.13, no.6, pp.20152007-20152007, March 2016. DOI:10.1587\/elex.13.20152007","DOI":"10.1587\/elex.13.20152007"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] A.D.A. Cisse, M. Koibuchi, M. Yoshimi, H. Irie, and T. Yoshinaga, \u201cA Fully Optical Ring Network-on-Chip with Static and Dynamic Wavelength Allocation,\u201d IEICE Trans. Inf. & Syst., vol.E96, no.12, pp.2545-2554, Dec. 2013. DOI: 10.1587\/transinf.E96.D.2545 10.1587\/transinf.e96.d.2545","DOI":"10.1587\/transinf.E96.D.2545"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] X. Wu, J. Xu, Y. Ye, X. Wang, M. Nikdast, Z. Wang, and Z. Wang, \u201cAn Inter\/Intra-Chip Optical Network for Manycore Processors,\u201d IEEE Transactions on Very Large Scale Integration Systems, vol.23, no.4, pp.678-691, April 2015. DOI: 10.1109\/TVLSI.2014.2319089 10.1109\/tvlsi.2014.2319089","DOI":"10.1109\/TVLSI.2014.2319089"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] J. Jian, M. Lai, and L. Xiao, \u201cA Fast Hierarchical Arbitration in Optical Network-on-Chip Based on Multi-Level Priority QoS,\u201d IEICE Trans. Commun., vol.E99-B, no.4, pp.875-884, April 2016. DOI:10.1587\/transcom.2015EBP3382 10.1587\/transcom.2015ebp3382","DOI":"10.1587\/transcom.2015EBP3382"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] H. Gu, J. Xu, and Z. Wang, \u201cA novel optical mesh network-on-chip for gigascale systems-on-chip,\u201d Circuits and Systems, 2008 IEEE Asia Pacific Conference on., pp.1728-1731, Dec. 2008. DOI:10.1109\/APCCAS.2008.4746373 10.1109\/apccas.2008.4746373","DOI":"10.1109\/APCCAS.2008.4746373"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren, N.P. Jouppi, M. Fiorentino, A. Davis, N. Binkert, R.G. Beausoleil, and J.H. Ahn, \u201cCorona: System Implications of Emerging Nanophotonic Technology,\u201d International Symposium on Computer Architecture, IEEE Computer Society, vol.36, no.3, pp.153-164, June 2008. DOI:10.1109\/ISCA.2008.35 10.1109\/isca.2008.35","DOI":"10.1109\/ISCA.2008.35"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] H. Gu, Z. Chen, Y. Yang, and H. Ding, \u201cRONoC: A reconfigurable architecture for application-specific optical network-on-chip,\u201d IEICE Trans. Inf. & Syst., vol.E97-D, no.1, pp.142-145, July 2014. DOI: 10.1587\/transinf.E97.D.142 10.1587\/transinf.e97.d.142","DOI":"10.1587\/transinf.E97.D.142"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] A.B. Ahmed and A.B. Abdallah, \u201cHybrid silicon-photonic network-on-chip for future generations of high-performance many-core systems,\u201d The Journal of Supercomputing, vol.71, no.12, pp.4446-4475, Nov. 2015. DOI:10.1007\/s11227-015-1539-0 10.1007\/s11227-015-1539-0","DOI":"10.1007\/s11227-015-1539-0"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] A. Shacham, K. Bergman, and L.P. Carloni, \u201cPhotonic Networks-on-Chip for Future Generations of Chip Multiprocessors,\u201d IEEE Trans. Comput., vol.57, no.9, pp.1246-1260, Sept. 2008. DOI:10.1109\/TC.2008.78 10.1109\/tc.2008.78","DOI":"10.1109\/TC.2008.78"},{"key":"10","unstructured":"[10] S. Pasricha and N. Dutt, \u201cORB: An on-chip optical ring bus communication architecture for multi-processor systems-on-chip,\u201d Design Automation Conference, ASPDAC 2008, Asia and South Pacific, DBLP, pp.789-794, April 2008. DOI:10.1109\/ASPDAC.2008. 4484059 10.1109\/aspdac.2008.4484059"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] S.L. Beux, J. Trajkovic, I. O'Connor, G. Nicolescu, G. Bois, and P. Paulin, \u201cOptical Ring Network-on-Chip (ORNoC): Architecture and Design Methodology,\u201d Design, Automation and Test in Europe Conference and Exhibition, IEEE, pp.1-6, April 2011. DOI:10.1109\/DATE.2011.5763134 10.1109\/date.2011.5763134","DOI":"10.1109\/DATE.2011.5763134"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] M.M.H. Rahman, Y. Sato, and Y. Inoguchi, \u201cDynamic Communication Performance of a Modified Hierarchical 3D-Torus Network under Non-uniform Traffic Patterns,\u201d IEICE Trans. Inf. & Syst., vol.87, no.7, pp.1887-1896, Nov. 2010. DOI: 10.1109\/IC-NC.2010.27 10.1109\/ic-nc.2010.27","DOI":"10.1109\/IC-NC.2010.27"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] Y. Wang, Z. Chen, K. Chen, K. Wang, and H. Gu, \u201cAn optimized optical router for mesh based Optical Networks-on-Chip,\u201d International Conference on Optical Communications and Networks, IEEE, pp.1-3, July 2015. DOI:10.1109\/ICOCN.2015.7203618 10.1109\/icocn.2015.7203618","DOI":"10.1109\/ICOCN.2015.7203618"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] H. Gu, K.H. Mo, J. Xu, and W. Zhang, \u201cA Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip,\u201d IEEE Computer Society Symposium on Vlsi, pp.19-24, May 2009. DOI:10.1109\/ISVLSI.2009.19 10.1109\/isvlsi.2009.19","DOI":"10.1109\/ISVLSI.2009.19"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] A.B. Ahmed, M. Meyer, Y. Okuyama, and A.B. Abdallah, \u201cEfficient Router Architecture, Design and Performance Exploration for Many-Core Hybrid Photonic Network-on-Chip (2D-PHENIC),\u201d International Conference on Information Science and Control Engineering, IEEE, pp.202-206, April 2015. DOI:10.1109\/ICISCE.2015.52 10.1109\/icisce.2015.52","DOI":"10.1109\/ICISCE.2015.52"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] A.B. Ahmed, M. Meyer, Y. Okuyama, and A.B. Abdallah, \u201cHybrid Photonic NoC Based on Non-Blocking Photonic Switch and Light-Weight Electronic Router,\u201d IEEE International Conference on Systems, Man, and Cybernetics, pp.56-61, Oct. 2016. DOI:10.1109\/SMC.2015.23 10.1109\/smc.2015.23","DOI":"10.1109\/SMC.2015.23"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Y. Xie, M. Nikdast, J. Xu, W. Zhang, Q. Li, X. Wu, Y. Ye, X. Wang, and W. Liu, \u201cCrosstalk noise and bit error rate analysis for optical network-on-chip,\u201d Design Automation Conference, IEEE, pp.657-660, June 2010. DOI:10.1145\/1837274.1837441 10.1145\/1837274.1837441","DOI":"10.1145\/1837274.1837441"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] W. Tan, H. Gu, Y. Yang, M. Fadhel, and B. Zhang, \u201cNetwork condition-aware communication mechanism for circuit-switched optical networks-on-chips,\u201d IEEE\/OSA Journal of Optical Communications and Networking, vol.8, no.10, pp.813-821, Oct. 2016. DOI:10.1364\/JOCN.8.000813 10.1364\/jocn.8.000813","DOI":"10.1364\/JOCN.8.000813"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] M. Kumar, V. Laxmi, M.S. Gaur, and M. Daneshtalab, \u201cA novel non-minimal turn model for highly adaptive routing in 2D NoCs,\u201d Eighth IEEE\/ACM International Symposium on Networks-on-chip, pp.1-6, Oct. 2014. DOI: 10.1109\/NOCS.2014.7008785 10.1109\/nocs.2014.7008785","DOI":"10.1109\/NOCS.2014.7008785"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] P. Bahrebar and D. Stroobandt, \u201cImproving hamiltonian-based routing methods for on-chip networks: a turn model approach,\u201d Design, Automation and Test in Europe Conference Exhibition, p.242, March 2014. DOI: 10.7873\/DATE.2014.255 10.7873\/date2014.255","DOI":"10.7873\/DATE.2014.255"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] W. Zhang, L. Hou, J. Wang, S. Geng, and W. Wu, \u201cComparison research between XY and odd-even routing algorithm of a 2-Dimension 3X3 mesh topology network-on-chip,\u201d in Proceedings of the 2009 WRI Global Congress on Intelligent Systems (GCIS), vol.3, pp.329-333, 2009. DOI: 10.1109\/GCIS.2009.110 10.1109\/gcis.2009.110","DOI":"10.1109\/GCIS.2009.110"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] G.-M. Chiu, \u201cThe odd-even turn model for adaptive routing,\u201d IEEE Trans. Parallel Distrib. Syst., vol.11, no.7, pp.729-738, July 2000. DOI: 10.1109\/71.877831 10.1109\/71.877831","DOI":"10.1109\/71.877831"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] H.-Y. Huang, J.-D. Dai, L. Zeng, X. Jiang, L. Tao, and T. Watanabe, \u201cBHOE: Balanced Hamiltonian-based Odd-Even Routing Algorithm for 3D Network-on-Chips,\u201d Proceedings of the 2017 IEICE General Conference, vol.D-6, pp.1-7, March 2017. DOI: 10.12783\/dtetr\/iceeac2017\/10728 10.12783\/dtetr\/iceeac2017\/10728","DOI":"10.12783\/dtetr\/iceeac2017\/10728"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E101.D\/7\/E101.D_2017EDP7330\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,7,7]],"date-time":"2018-07-07T05:01:15Z","timestamp":1530939675000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E101.D\/7\/E101.D_2017EDP7330\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,1]]},"references-count":23,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2017edp7330","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7,1]]}}}