{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T08:19:27Z","timestamp":1782116367788,"version":"3.54.5"},"reference-count":29,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. &amp; Syst."],"published-print":{"date-parts":[[2018,11,1]]},"DOI":"10.1587\/transinf.2017icp0019","type":"journal-article","created":{"date-parts":[[2018,10,31]],"date-time":"2018-10-31T22:46:55Z","timestamp":1541026015000},"page":"2698-2705","source":"Crossref","is-referenced-by-count":10,"title":["Design Exploration of SHA-3 ASIP for IoT on a 32-bit RISC-V Processor"],"prefix":"10.1587","volume":"E101.D","author":[{"given":"Jinli","family":"RAO","sequence":"first","affiliation":[{"name":"School of Optical and Electronic Information, Huazhong University of Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tianyong","family":"AO","sequence":"additional","affiliation":[{"name":"School of Physics and Electronics, Henan University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shu","family":"XU","sequence":"additional","affiliation":[{"name":"Science and Technology on Information Assurance Laboratory"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kui","family":"DAI","sequence":"additional","affiliation":[{"name":"Institute of National Network Security and Information, Peking University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xuecheng","family":"ZOU","sequence":"additional","affiliation":[{"name":"School of Optical and Electronic Information, Huazhong University of Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] J. Gubbi, R. Buyya, S. Marusic, and M. Palaniswami, \u201cInternet of Things (IoT): A vision, architectural elements, and future directions,\u201d Future Generation Computer Systems, vol.29, no.7, pp.1645-1660, 2013. 10.1016\/j.future.2013.01.010","DOI":"10.1016\/j.future.2013.01.010"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] P. Kocher, R. Lee, G. McGraw, A. Raghunathan, and S. Ravi, \u201cSecurity as a new dimension in embedded system design,\u201d Proc. 41st annual Design Automation Conference, pp.753-760, 2004. 10.1145\/996566.996771","DOI":"10.1145\/996566.996771"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] S. Ravi, A. Raghunathan, P. Kocher, and S. Hattangady, \u201cSecurity in embedded systems: Design challenges,\u201d ACM Trans. Embedded Computing Systems (TECS), vol.3, no.3, pp.461-491, 2004. 10.1145\/1015047.1015049","DOI":"10.1145\/1015047.1015049"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] M.U. Farooq, M. Waseem, A. Khairi, and S. Mazhar, \u201cA critical analysis on the security concerns of internet of things (IoT),\u201d Int. J. Computer Applications, vol.111, no.7, 2015. 10.5120\/19547-1280","DOI":"10.5120\/19547-1280"},{"key":"5","unstructured":"[5] X. Wang, D. Feng, X. Lai, and H. Yu, \u201cCollisions for Hash Functions MD4, MD5, HAVAL-128 and RIPEMD,\u201d IACR Cryptology ePrint Archive, 2004."},{"key":"6","unstructured":"[6] M. Szydlo, \u201cSHA-1 collisions can be found in 2<sup>6<\/sup>3 operations,\u201d CryptoBytes Technical Newsletter, 2005."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] M. Sundal and R. Chaves, \u201cEfficient FPGA Implementation of the SHA-3 Hash Function,\u201d 2017 IEEE Computer Society Annual Symposium on VLSI, pp.86-91, 2017. 10.1109\/isvlsi.2017.24","DOI":"10.1109\/ISVLSI.2017.24"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] E. Homsirikamol, M. Rogawski, and K. Gaj, \u201cThroughput vs. Area Trade-offs in High-Speed Architectures of Five Round 3 SHA-3 Candidates Implemented Using Xilinx and Altera FPGAs,\u201d CHES 2011, pp.491-506, 2011. 10.1007\/978-3-642-23951-9_32","DOI":"10.1007\/978-3-642-23951-9_32"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] M. Rao, T. Newe, and I. Grout, \u201cSecure hash algorithm-3 (SHA-3) implementation on Xilinx FPGAs, suitable for IoT applications,\u201d 8th International Conference on Sensing Technology, 2014.","DOI":"10.21307\/ijssis-2019-018"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] D. Kundi and A. Zziz, \u201cA low-power SHA-3 designs using embedded digital signal processing slice on FPGA,\u201d Computers &amp; Electrical Engineering, Supplement C, pp.138-152, 2016. 10.1016\/j.compeleceng.2016.04.004","DOI":"10.1016\/j.compeleceng.2016.04.004"},{"key":"11","unstructured":"[11] O. Schliebusch, H. Meyr, and R. Leupers, Optimized ASIP synthesis from architecture description language models, Springer Science &amp; Business Media, 2007."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] D. Liu, Embedded DSP Processor Design, Application Specific Instruction-set Processors, MA: Elsevier Morgan Kaufmann, 2008.","DOI":"10.1016\/B978-012374123-3.50003-8"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] A. Hoffmann, O. Schliebusch, A. Nohl, G. Braun, O. Wahlen, and H. Meyr, \u201cA methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA,\u201d IEEE\/ACM International Conference on Computer Aided Design, 2011, pp.625-630, 2011. 10.1109\/iccad.2001.968726","DOI":"10.1109\/ICCAD.2001.968726"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] D. Lanneer, J. Van Praet, A. Kifli, K. Schoofs, W. Geurts, F. Thoen, and G. Goossens, \u201cCHESS: Retargetable code generation for embedded DSP processors,\u201d Code generation for embedded processors, pp.85-102, Springer, 2002. 10.1007\/978-1-4615-2323-9_5","DOI":"10.1007\/978-1-4615-2323-9_5"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] J.H.F. Constantin, A.P. Burg, and F.K. G\u00fcrkaynak, \u201cInstruction set extensions for cryptographic hash functions on a microcontroller architecture,\u201d ASAP, pp.117-124, 2012. 10.1109\/asap.2012.13","DOI":"10.1109\/ASAP.2012.13"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Y. Wang, Y. Shi, C. Wang, and Y. Ha, \u201cFPGA-based SHA-3 acceleration on a 32-bit processor via instruction set extension,\u201d EDSSC, pp.305-308, 2015. 10.1109\/edssc.2015.7285111","DOI":"10.1109\/EDSSC.2015.7285111"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] M.A. Elmohr, M.A. Saleh, A.S. Eissa, K.E. Ahmed, and M.M. Farag, \u201cHardware implementation of a SHA-3 application-specific instruction set processor,\u201d 28th International Conference on Microelectronics (ICM), IEEE, pp.109-112, 2016. 10.1109\/icm.2016.7847921","DOI":"10.1109\/ICM.2016.7847921"},{"key":"18","unstructured":"[18] Y. Lee, A. Ou, and A. Magyar, \u201cZ-scale: Tiny 32-bit RISC-V Systems,\u201d 2nd RISC-V workshop, 2015."},{"key":"19","unstructured":"[19] S. Cox and D. Taussig, \u201cExtending RISC-V for Application-Specific Requirments,\u201d 5th RISC-V workshop, 2016."},{"key":"20","unstructured":"[20] Synopsys, ASIP Designer, https:\/\/www.synopsys.com\/dw\/ipdir.php?ds=asip-designer."},{"key":"21","unstructured":"[21] G. Bertoni, J. Daemen, M. Peeters, and G. Van Assche, The Keccak reference, SHA-3 competition (round 3), 2011."},{"key":"22","unstructured":"[22] G. Bertoni, J. Daemen, M. Peeters, G. Van Assche, and R. Van Keer, \u201cKeccak implementation overview,\u201d SHA-3 competition (round 3), 2012."},{"key":"23","unstructured":"[23] NIST, SHA-3 Standard: Permutation-Based Hash and Extendable-Output Functions, 2015."},{"key":"24","unstructured":"[24] A.S. Waterman, \u201cDesign of the RISC-V Instruction Set Architecture,\u201d Tech. Rep., University of California, Berkeley, 2016."},{"key":"25","unstructured":"[25] A. Waterman, Y. Lee, D. Patterson, and K. Asanov, \u201cThe RISC-V Instruction Set Manual, Volume I: User-Level ISA,\u201d Tech. Rep., University of California, Berkeley, 2016. Version 2.1."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] A. Fauth, J. Van Praet, and M. Freericks, \u201cDescribing instruction set processors using nML,\u201d European Design and Test Conference, pp.503-507, 1995. 10.1109\/edtc.1995.470354","DOI":"10.1109\/EDTC.1995.470354"},{"key":"27","unstructured":"[27] G. Bertoni, J. Daemen, M. Peeters, G. Van Assche, and R. Van Keer, Keccak Code Package, https:\/\/github.com\/gvanas\/KeccakCodePackage."},{"key":"28","unstructured":"[28] D.J. Bernstein and T. Lange (editors), \u201ceBACS: ECRYPT Benchmarking of Cryptographic Systems,\u201d https:\/\/bench.cr.yp.to."},{"key":"29","unstructured":"[29] Synopsys, Reference Methodology Retrieval System, https:\/\/solvnet.synopsys.com\/rmgen."}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E101.D\/11\/E101.D_2017ICP0019\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,5]],"date-time":"2022-09-05T00:35:02Z","timestamp":1662338102000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E101.D\/11\/E101.D_2017ICP0019\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,1]]},"references-count":29,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2017icp0019","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11,1]]}}}