{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T05:43:10Z","timestamp":1648705390022},"reference-count":19,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2017]]},"DOI":"10.1587\/transinf.2017pap0013","type":"journal-article","created":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T17:26:23Z","timestamp":1512062783000},"page":"2828-2836","source":"Crossref","is-referenced-by-count":0,"title":["Body Bias Domain Partitioning Size Exploration for a Coarse Grained Reconfigurable Accelerator"],"prefix":"10.1587","volume":"E100.D","author":[{"given":"Yusuke","family":"MATSUSHITA","sequence":"first","affiliation":[{"name":"Dept. of ICS, Keio University"}]},{"given":"Hayate","family":"OKUHARA","sequence":"additional","affiliation":[{"name":"Dept. of ICS, Keio University"}]},{"given":"Koichiro","family":"MASUYAMA","sequence":"additional","affiliation":[{"name":"Dept. of ICS, Keio University"}]},{"given":"Yu","family":"FUJITA","sequence":"additional","affiliation":[{"name":"Dept. of ICS, Keio University"}]},{"given":"Ryuta","family":"KAWANO","sequence":"additional","affiliation":[{"name":"Dept. of ICS, Keio University"}]},{"given":"Hideharu","family":"AMANO","sequence":"additional","affiliation":[{"name":"Dept. of ICS, Keio University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] N.R. Miniskar, R.R. Patil, R.N. Gadde, Y.-C.R. Cho, S. Kim, and S.H. Lee, \u201cIntra Mode Power Saving Methodology for CGRA-based Reconfigrurable Processor Architectures,\u201d Proc. IEEE International Symposium on Circuits and Systems (ISCAS), pp.714-717, May 2016. 10.1109\/iscas.2016.7527340","DOI":"10.1109\/ISCAS.2016.7527340"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J.M. K\u00fchn, H. Amano, O. Bringmann, and W. Rosenstiel, \u201cLeveraging FDSOI through Body Bias Domain Partitioning and Bias Search,\u201d Proc. IEEE Design Automation Conference (DAC), pp.1-6, May 2016. 10.1145\/2897937.2898039","DOI":"10.1145\/2897937.2898039"},{"key":"3","unstructured":"[3] \u201cLow Power Electronics Association & Project.\u201d http:\/\/www.leap.or.jp\/"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] N. Ozaki, Y. Yasuda, M. Izawa, Y. Saito, D. Ikebuchi, H. Amano, H. Nakamura, K. Usami, M. Namiki, and M. Kondo, \u201cCool Mega Arrays: Ultra-low-Power Reconfigurable Accelerator Chips,\u201d IEEE Micro, vol.31, no.6, pp.6-18, 2011. 10.1109\/mm.2011.94","DOI":"10.1109\/MM.2011.94"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] H. Su, Y. Fujita, and H. Amano, \u201cBody Bias Control For a Coarse Grained Reconfigurable Accelerator implemented with Silicon on Thin-Box technology,\u201d Proc. FPL2014, pp.1-6, 2014. 10.1109\/fpl.2014.6927486","DOI":"10.1109\/FPL.2014.6927486"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Y. Fujita, H. Okuhara, K. Masuyama, and H. Amano, \u201cPower optimization considering the chip temperature of low power reconfigurable accelerator CMA-SOTB,\u201d Proc. Third International Symposium on Computing and Networking (CANDAR), pp.21-29, 2015. 10.1109\/candar.2015.19","DOI":"10.1109\/CANDAR.2015.19"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] N. Ozaki, Y. Yoshihiro, Y. Saito, D. Ikebuchi, M. Kimura, H. Amano, H. Nakamura, K. Usami, M. Namiki, and M. Kondo, \u201cCool Mega-Array: A highly energy efficient reconfigurable accelerator,\u201d FPT 2011, pp.1-8, 2011. 10.1109\/fpt.2011.6132668","DOI":"10.1109\/FPT.2011.6132668"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[9] J.M. K\u00fchn, D. Peterson, H. Amano, O. Bringmann, W. Rosenstiel, \u201cSpatial and Temporal Granularity Limits of Body Biasing inUTBB-FPSOI,\u201d Proc. Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.876-879, Grenoble, France, May 2015. 10.7873\/date.2015.1051","DOI":"10.7873\/DATE.2015.1051"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[10] M. Hioki, T. Sekigawa, T. Nakagawa, H. Koike, Y. Matsumoto, T. Kawanami, and T. Tsutsumi, \u201cFully-Functional FPGA Prototyple with Fine-Grain Programmable Body Biasing,\u201d Proc. 21st ACM\/SIGDA International Symposium on FPGA, pp.73-80, Feb. 2013. 10.1145\/2435264.2435280","DOI":"10.1145\/2435264.2435280"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[11] B. Zhai, R.G. Dreslinski, D. Blaauw, T. Mudge, and D. Sylvester, \u201cEnergy Efficient Near-threshold Chip Multi-processing,\u201d Proceedings of International Symposium on Low Power Electronics and Design, pp.32-37, Aug. 2007. 10.1145\/1283780.1283789","DOI":"10.1145\/1283780.1283789"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[12] D. Fick, R.G. Dreslinski, B. Giridhar, G. Kim, S. Seo, M. Fojtik, S. Satpathy, Y. Lee, D. Kim, N. Liu, M. Wieckowski, G. Chen, T. Mudge, D. Sylvester, and D. Blaauw, \u201cCentip3De: A3930DMIPS\/W Configurable Near-Threshold 3D Stacked System with 64 ARM Cortex-M3 Cores,\u201d Proceedings of International Solid-State Circuits Conference, pp.190-192, Aug. 2012. 10.1109\/isscc.2012.6176970","DOI":"10.1109\/ISSCC.2012.6176970"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[13] S. Nakamura, J. Kawasaki, Y. Kumagai, and K. Usami, \u201cMeasurement of the Minimum Energy Point in Silicon on Thin-BOX (SOTB) and Bulk MOSFET,\u201d Proc. EUROSOI-ULIS, pp.193-196, Jan. 2015. 10.1109\/ulis.2015.7063746","DOI":"10.1109\/ULIS.2015.7063746"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[14] J.T. Kao, M. Miyazaki, and A.R. Chandrakasan, \u201cA 175-mVMultiply-Accumulate Unit Using an Adaptive Supply Voltage and Body Bias Architecture,\u201d IEEE Journal of Solid-State Circuits., vol.37, no.11, pp.1545-1554, Nov. 2002. 10.1109\/jssc.2002.803957","DOI":"10.1109\/JSSC.2002.803957"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[15] Y. Matsushita, H. Okuhara, K. Masuyama, Y. Fujita, R. Kawano, and H. Amano, \u201cBody bias grain size exploration for a coarse grained reconfigurable accelerator,\u201d Field Programmable Logic and Applications (FPL), pp.330-333, 2016. 10.1109\/fpl.2016.7577346","DOI":"10.1109\/FPL.2016.7577346"},{"key":"15","unstructured":"[16] V. Tunbunheng, et al., \u201cBlack-Diamond: a Retargetable Compiler using Graph with Configuration Bits for Dynamically Reconfigurable Architectures,\u201d Proc. 14th Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI), pp.412-419, 2007."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[17] Y. Hu, Y. Lin, L. He, and T. Tuan, \u201cSimultaneous time slacking budgeting and retiming for dual-Vdd FPGA power reduction,\u201d Proc. 43rd ACM\/IEEE Design Automation Conference, pp.478-483, 2006. 10.1109\/dac.2006.229263","DOI":"10.1145\/1146909.1147036"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[18] C.Q. Tran, H. Kawaguchi, and T. Sakurai, \u201c95% Leakage-ReducedFPGA using Zigzag Power-gating, Dual-Vth\/VDD and Micro-VDD-Hopping,\u201d Proc. Asian Solid-Stage Circuits Conference, pp.149-152, 2005. 10.1109\/asscc.2005.251687","DOI":"10.1109\/ASSCC.2005.251687"},{"key":"18","unstructured":"[19] F.-A. Fortin, et al., \u201cDEAP: Evolutionary Algorithms Made Easy,\u201d Journal of Machine Learning Research, vol.13, pp.2171-2175, July 2012."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[20] H. Nagatomi, N. Sugii, S. Kamohara, and K. Ishibashi, \u201cA 361nA Thermal Run-away Immune VBB Generator using Dynamic Substrate Controlled Charge Pump for Ultra Low Sleep Current Logic on 65nm SOTB,\u201d Proceedings of the SOI-3D-Subthreshold Microelectronics Technology Unified Conference, pp.1-2, Oct. 2014. 10.1109\/s3s.2014.7028184","DOI":"10.1109\/S3S.2014.7028184"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E100.D\/12\/E100.D_2017PAP0013\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,7]],"date-time":"2019-10-07T01:49:51Z","timestamp":1570412991000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E100.D\/12\/E100.D_2017PAP0013\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":19,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2017pap0013","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}