{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,19]],"date-time":"2024-11-19T17:27:26Z","timestamp":1732037246277},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/transinf.2017rcp0004","type":"journal-article","created":{"date-parts":[[2018,1,31]],"date-time":"2018-01-31T17:33:35Z","timestamp":1517420015000},"page":"335-343","source":"Crossref","is-referenced-by-count":10,"title":["Enabling FPGA-as-a-Service in the Cloud with hCODE Platform"],"prefix":"10.1587","volume":"E101.D","author":[{"given":"Qian","family":"ZHAO","sequence":"first","affiliation":[{"name":"Faculty of Advanced Science and Technology, Kumamoto University"}]},{"given":"Motoki","family":"AMAGASAKI","sequence":"additional","affiliation":[{"name":"Faculty of Advanced Science and Technology, Kumamoto University"}]},{"given":"Masahiro","family":"IIDA","sequence":"additional","affiliation":[{"name":"Faculty of Advanced Science and Technology, Kumamoto University"}]},{"given":"Morihiro","family":"KUGA","sequence":"additional","affiliation":[{"name":"Faculty of Advanced Science and Technology, Kumamoto University"}]},{"given":"Toshinori","family":"SUEYOSHI","sequence":"additional","affiliation":[{"name":"Faculty of Advanced Science and Technology, Kumamoto University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] M. Jacobsen, D. Richmond, M. Hogains, and R. Kastner, \u201cRIFFA 2.1: A reusable integration framework for FPGA accelerators,\u201d ACM Trans. Reconfigurable Technology and Systems, vol.8, no.4, Article No. 22, Oct. 2015. 10.1145\/2815631","DOI":"10.1145\/2815631"},{"key":"2","unstructured":"[2] XILLYBUS Ltd., http:\/\/xillybus.com"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] K. Vipin, S. Shreejith, D. Gunasekera, S.A. Fahmy, and N. Kapre, \u201cSystem-level FPGA device driver with high-level synthesis support,\u201d Proc. 2013 International Conference on Field Programmable Technology(ICFPT), pp.128-135, Dec. 2013. 10.1109\/fpt.2013.6718342","DOI":"10.1109\/FPT.2013.6718342"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] A. Putnam, A.M. Caulfield, E.S. Chung, D. Chiou, K. Constantinides, J. Demme, H. Esmaeilzadeh, J. Fowers, G.P. Gopal, J. Gray, M. Haselman, S. Hauck, S. Heil, A. Hormati, J.-Y. Kim, S. Lanka, J. Larus, E. Peterson, S. Pope, A. Smith, J. Thong, P.Y. Xiao, and D. Burger, \u201cA reconfigurable fabric for accelerating large-scale datacenter services,\u201d ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA), pp.13-24, June 2014. 10.1109\/isca.2014.6853195","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"5","unstructured":"[5] http:\/\/opencores.org"},{"key":"6","unstructured":"[6] https:\/\/cocoapods.org"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] F. Chen, Y. Shan, Y. Zhang, Y. Wang, H. Franke, X. Chang, and K. Wang, \u201cEnabling FPGAs in the cloud,\u201d Proc. 11th ACM Conference on Computing Frontiers, Article No. 3, May 2014. 10.1145\/2597917.2597929","DOI":"10.1145\/2597917.2597929"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Byma, J.G. Steffan, H. Bannazadeh, A.L. Garcia, and P. Chow, \u201cFPGAs in the Cloud: Booting Virtualized Hardware Accelerators with OpenStack,\u201d Proc. 22nd International Symposium on Field-Programmable Custom Computing Machines, pp.109-116, May 2014. 10.1109\/fccm.2014.42","DOI":"10.1109\/FCCM.2014.42"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Weerasinghe, F. Abel, C. Hagleitner, and A. Herkersdorf, \u201cEnabling FPGAs in Hyperscale Data Centers,\u201d 2015 IEEE 12th Intl Conf on Ubiquitous Intelligence and Computing and 2015 IEEE 12th Intl Conf on Autonomic and Trusted Computing and 2015 IEEE 15th Intl Conf on Scalable Computing and Communications and Its Associated Workshops (UIC-ATC-ScalCom), pp.1078-1086, Aug. 2015. 10.1109\/uic-atc-scalcom-cbdcom-iop.2015.199","DOI":"10.1109\/UIC-ATC-ScalCom-CBDCom-IoP.2015.199"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] M. Huang, D. Wu, C.H. Yu, Z. Fang, M. Interlandi, T. Condie, and J. Cong, \u201cProgramming and Runtime Support to Blaze FPGA Accelerator Deployment at Datacenter Scale,\u201d Proc. Seventh ACM Symposium on Cloud Computing, pp.456-469, Oct. 2016. 10.1145\/2987550.2987569","DOI":"10.1145\/2987550.2987569"},{"key":"11","unstructured":"[11] A. Salah, http:\/\/opencores.org\/project,aes-128_pipelined_encryption, overview, June 2016."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] F. Winterstein, S. Bayliss, and G.A. Constantinides, \u201cHigh-level synthesis of dynamic data structures: a case study using Vivado HLS,\u201d Proc. International Conference on Field Programmable Technology, pp.362-365, Dec. 2013. 10.1109\/fpt.2013.6718388","DOI":"10.1109\/FPT.2013.6718388"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E101.D\/2\/E101.D_2017RCP0004\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,9]],"date-time":"2019-10-09T23:14:11Z","timestamp":1570662851000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E101.D\/2\/E101.D_2017RCP0004\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":12,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2017rcp0004","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}