{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:26:39Z","timestamp":1763724399492,"version":"3.41.0"},"reference-count":21,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/transinf.2017rcp0008","type":"journal-article","created":{"date-parts":[[2018,1,31]],"date-time":"2018-01-31T22:33:36Z","timestamp":1517438016000},"page":"278-287","source":"Crossref","is-referenced-by-count":4,"title":["Three Dimensional FPGA Architecture with Fewer TSVs"],"prefix":"10.1587","volume":"E101.D","author":[{"given":"Motoki","family":"AMAGASAKI","sequence":"first","affiliation":[{"name":"Faculty of Advanced Science and Technology, Kumamoto University"}]},{"given":"Masato","family":"IKEBE","sequence":"additional","affiliation":[{"name":"Faculty of Advanced Science and Technology, Kumamoto University"}]},{"given":"Qian","family":"ZHAO","sequence":"additional","affiliation":[{"name":"Faculty of Advanced Science and Technology, Kumamoto University"}]},{"given":"Masahiro","family":"IIDA","sequence":"additional","affiliation":[{"name":"Faculty of Advanced Science and Technology, Kumamoto University"}]},{"given":"Toshinori","family":"SUEYOSHI","sequence":"additional","affiliation":[{"name":"Faculty of Advanced Science and Technology, Kumamoto University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] I. Kuon and J. Rose, \u201cMeasuring the Gap Between FPGAs and ASICs,\u201d IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol.26, no.2, pp.203-215, 2007. 10.1109\/tcad.2006.884574","DOI":"10.1109\/TCAD.2006.884574"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] M.J. Alexander, J.P. Cohoon, J.L. Colflesh, J. Karro, and G. Robins, \u201cThree-Dimensional Field-Programmable Gate Arrays,\u201d Proc. Eighth Annual IEEE International, pp.253-256, Sept. 1995 10.1109\/asic.1995.580726","DOI":"10.1109\/ASIC.1995.580726"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] K. Siozios, V.F. Pavlidis, and D. Soudris, \u201cA Novel Framework for Exploring 3-D FPGAs with Heterogeneous Interconnect Fabric,\u201d ACM Trans. Reconfigurable Technology and Systems, vol.5, no.1, Article 4, March 2012. 10.1145\/2133352.2133356","DOI":"10.1145\/2133352.2133356"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] A. Gayasen, V. Narayanan, M. Kandemir, and A. Rahman, \u201cDesigning a 3-D FPGA: Switch Box Architecture and Thermal Issues,\u201d IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol.16, no.7, pp.882-893, July 2008. 10.1109\/tvlsi.2008.2000456","DOI":"10.1109\/TVLSI.2008.2000456"},{"key":"5","unstructured":"[5] L. Jason, B. Vaughn, C. Ted, F.W. Mark, J. Peter, K. Ian, M. Alexander, Y. Andy, and R. Jonathon, \u201cThe Verilog-to-Routing (VTR) Project for FPGAs,\u201d http:\/\/code.google.com\/p\/vtr-verilog-to-routing\/"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] G. Karypis and V. Kumar, \u201cA fast and high quality multilevel scheme for partitioning irregular graphs,\u201d SIAM J. Sci. Comput., vol.20, no.1, pp.359-392, Dec. 1998. 10.1137\/s1064827595287997","DOI":"10.1137\/S1064827595287997"},{"key":"7","unstructured":"[7] The FreePDK3D45 Predictive 3DIC Process Design Kit, [online] available at https:\/\/www.eda.ncsu.edu\/wiki\/FreePDK3D45:Manual"},{"key":"8","unstructured":"[8] This is blind review."},{"key":"9","unstructured":"[9] Xilinx, \u201cIndustry's First 3D ICs,\u201d http:\/\/www.xilinx.com\/products\/silicon-devices\/3dic.html"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] C. Ababei, H. Mogal, and K. Bazargan, \u201cThree-dimensional Place and Route for FPGAs,\u201d IEEE Trans. Computer Aided Design of Integrated Circuits and Systems, vol.25, no.6, pp.1132-1140, June 2006. 10.1109\/tcad.2005.855945","DOI":"10.1109\/TCAD.2005.855945"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] M. Koyanagi, T. Fukushima, and T. Tanaka \u201cThree-Dimensional Integration Technology and Integrated Systems,\u201d Proc. ASP-DAC, pp.19-22, Oct. 2009. 10.1109\/aspdac.2009.4796515","DOI":"10.1109\/ASPDAC.2009.4796515"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] K. Inoue, H. Yosho, M. Amagasaki, M. Iida, and T. Sueyoshi, \u201cAn Easily Testable Routing Architecture And Effecient Test Technique,\u201d Proc. FPL, pp.291-294, Aug. 2011. 10.1109\/fpl.2011.59","DOI":"10.1109\/FPL.2011.59"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] M. Amagasaki, Q. Zhao, M. Iida, M. Kuga, and T. Sueyoshi, \u201cA 3D FPGA Architecture to Realize Simple Die Stacking,\u201d IPSJ Transactions on System LSI Design Methodology, vol.8, pp.116-122, Aug. 2015 10.2197\/ipsjtsldm.8.116","DOI":"10.2197\/ipsjtsldm.8.116"},{"key":"14","unstructured":"[15] Berkeley Logic Synthesis and Verification Group, \u201cABC: A System for Sequential Synthesis and Verification,\u201d http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[16] Q. Zhao, K. Inoue, M. Iida, M. Amagasaki, M. Kuga, and T. Sueyoshi, \u201cFPGA Design Framework Combined with Commercial VLSI CAD,\u201d IEICE Transactions on Information and Systems, vol.E96-D, no.8, pp.1602-1612, Aug. 2013. 10.1587\/transinf.e96.d.1602","DOI":"10.1587\/transinf.E96.D.1602"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[17] J. Lamoureux and S.J.E. Wilton, \u201cActivity Estimation for Field-Programmable Gate Arrays,\u201d Proc. FPL, pp.1-8, Aug. 2006 10.1109\/fpl.2006.311199","DOI":"10.1109\/FPL.2006.311199"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[18] N. Selvakkumaran and G. Karypis, \u201cMulti-Objective Hypergraph Partitioning Algorithms for Cut and Maximum Subdomain Degree Minimization,\u201d IEEE Trans. CAD of Integrated Circuits and Systems, vol.25, no.3, pp.504-517, Feb. 2006. 10.1109\/tcad.2005.854637","DOI":"10.1109\/TCAD.2005.854637"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[19] R. Marculescu, D. Marculescu, and M. Pedram, \u201cSwitching Activity Analysis Considering Spatiotemporal Correlations,\u201d Proc. ICCAD, pp.294-299, Nov. 1994. 10.1109\/iccad.1994.629783","DOI":"10.1109\/ICCAD.1994.629783"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[20] T. Song, C. Liu, Y. Peng, and S.K. Lim \u201cFull-Chip Multiple TSV-to-TSV Coupling Extraction and Optimization in 3D Ics\u201d Proc. DAC, Article no.180, May 2013. 10.1145\/2463209.2488956","DOI":"10.1145\/2463209.2488956"},{"key":"20","unstructured":"[21] FreePDK3D45, https:\/\/www.eda.ncsu.edu\/wiki\/FreePDK3D45"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[22] P. Jamieson, K.B. Kent, F. Gharibian, and L. Shannon, \u201cOdin II-An Open-Source Verilog HDL Synthesis Tool for CAD Research,\u201d Proc. 18th Field-Programmable Custom Computing Machines (FCCM2010), pp.149-156, May 2010. 10.1109\/fccm.2010.31","DOI":"10.1109\/FCCM.2010.31"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E101.D\/2\/E101.D_2017RCP0008\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,30]],"date-time":"2025-06-30T10:53:48Z","timestamp":1751280828000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E101.D\/2\/E101.D_2017RCP0008\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":21,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2017rcp0008","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2018]]}}}