{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:49:44Z","timestamp":1759146584251,"version":"3.41.0"},"reference-count":22,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/transinf.2017rcp0010","type":"journal-article","created":{"date-parts":[[2018,1,31]],"date-time":"2018-01-31T22:33:37Z","timestamp":1517438017000},"page":"288-302","source":"Crossref","is-referenced-by-count":2,"title":["A Tree-Based Checkpointing Architecture for the Dependability of FPGA Computing"],"prefix":"10.1587","volume":"E101.D","author":[{"given":"Hoang-Gia","family":"VU","sequence":"first","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinya","family":"TAKAMAEDA-YAMAZAKI","sequence":"additional","affiliation":[{"name":"Hokkaido University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"NAKADA","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuhiko","family":"NAKASHIMA","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] B. Schroeder and G.A. Gibson, \u201cA Large-Scale Study of Failures in High-Performance Computing Systems,\u201d IEEE Trans. Dependable and Secure Comput., vol.7, no.4, pp.337-350, Oct-Dec. 2010. 10.1109\/tdsc.2009.4","DOI":"10.1109\/TDSC.2009.4"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] F. Cappello, A. Geist, W. Gropp, S. Kale, B. Kramer, and M. Snir, \u201cToward Exascale Resillience-2014 Update,\u201d J. Supercomputing Frontiers and Innovations, vol.1, no.1, 2014. 10.14529\/jsfi140101","DOI":"10.14529\/jsfi140101"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] D. Koch, C. Haubelt, and J. Teich, \u201cEfficient Hardware Checkpointing-Concepts, Overhead Analysis, and Implementation,\u201d FPGA'07, pp.188-196, Feb. 18-20, 2007. 10.1145\/1216919.1216950","DOI":"10.1145\/1216919.1216950"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] H. Kalte and M. Porrmann, \u201cContext Saving and Restoring for Multitasking in Reconfigurable Systems,\u201d International Conference on Field Programmable Logic and Applications, pp.223-228, 2005. 10.1109\/fpl.2005.1515726","DOI":"10.1109\/FPL.2005.1515726"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] I.H. Simmler, L. Levinson, and R. M\u00e4nner, \u201cMultitasking on FPGA Coprocessors,\u201d Proc. 10rd International Conference on Field Programmable Logic and Application (FPL'00), vol.1896, pp.121-130, 2000. 10.1007\/3-540-44614-1_13","DOI":"10.1007\/3-540-44614-1_13"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] H.G. Vu, S. Kajkamhaeng, S. Takamaeda-Yamazaki, and Y. Nakashima, \u201cCPRtree: A Tree-based Checkpointing Architecture for Heterogeneous FPGA Computing,\u201d 2016 4th International Symposium on Computing and Networking (CANDAR 2016), pp.57-66, Nov. 2016. 10.1109\/candar.2016.0024","DOI":"10.1109\/CANDAR.2016.0024"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A. Rezaei, G. Coviello, C.-H. Li, S. Chakradhar, and F. Mueller, \u201cSnapify: Capturing Snapshots of Offload Applications on Xeon Phi Manycore Processors,\u201d HPDC'14, pp.1-12, June 2014. 10.1145\/2600212.2600215","DOI":"10.1145\/2600212.2600215"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Takamaeda-Yamazaki and K. Kise, \u201cA Framework for Efficient Rapid Prototyping by Virtually Enlarging FPGA Resources,\u201d 2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig 2014), pp.1-8, Dec. 2014. 10.1109\/reconfig.2014.7032488","DOI":"10.1109\/ReConFig.2014.7032488"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] A.A. Mendon, R. Sass, Z.K. Baker, and J.L. Tripp, \u201cDesign and Implementation of a Hardware Checkpoint\/Restart Core,\u201d 2012 IEEE\/IFIP 42nd International Conference on Dependable Systems and Networks Workshops (DSN-W), pp.1-6, 2012. 10.1109\/dsnw.2012.6264676","DOI":"10.1109\/DSNW.2012.6264676"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] K. Sato, N. Maruyama, K. Mohror, A. Moody, T. Gamblin, B.R. de Supinski, and S. Matsuoka, \u201cDesign and Modeling of a Non-blocking Checkpointing System,\u201d SC12, pp.1-10, Nov. 10-16, 2012. 10.1109\/sc.2012.46","DOI":"10.1109\/SC.2012.46"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] K.M. Chandy and L. Lamport, \u201cDistributed snapshots: Determining global states of distributed systems,\u201d ACM Trans. Comput. Syst., vol.3, no.1, pp.63-75, Feb. 1985. 10.1145\/214451.214456","DOI":"10.1145\/214451.214456"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] R. Koo and S. Toueg, \u201cCheckpointing and rollback-recovery for distributed systems,\u201d IEEE Trans. Softw. Eng., vol.SE-13, no.1, pp.23-31, Jan. 1987. 10.1109\/tse.1987.232562","DOI":"10.1109\/TSE.1987.232562"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] E.N.M. Elnozahy, L. Alvisi, Y.-M. Wang, and D. Johnson, \u201cA Survey of Rollback-Recovery Protocols in Message-Passing Systems,\u201d ACM Comput. Surv., vol.34, no.3, pp.375-408, 2002. 10.1145\/568522.568525","DOI":"10.1145\/568522.568525"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] J. Ansel, K. Arya, and G. Cooperman, \u201cDMTCP: Transparent Checkpointing for Cluster Computations and the Desktop,\u201d 2009 IEEE International Symposium on Parallel & Distributed Processing, pp.1-12, May 23-29, 2009. 10.1109\/ipdps.2009.5161063","DOI":"10.1109\/IPDPS.2009.5161063"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] P.H. Hargrove and J.C. Duell, \u201cBerkeley lab checkpoint\/restart (BLCR) for linux cluster,\u201d Proc. SciDAC, vol.46, pp.494-499, 2006. 10.1088\/1742-6596\/46\/1\/067","DOI":"10.1088\/1742-6596\/46\/1\/067"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] A. Morales-Villanueva and A. Gordon-Ross, \u201cOn-chip Context Save and Restore of Hardware Tasks on Partially Reconfigurable FPGAs,\u201d FCCM'13, pp.61-64, 2013. 10.1109\/fccm.2013.13","DOI":"10.1109\/FCCM.2013.13"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] A. Bourge, O. Muller, and F. Rousseau, \u201cAutomatic High-Level Hardware Checkpoint Selection for Reconfigurable Systems,\u201d pp.155-158, FCCM 2015. 10.1109\/fccm.2015.8","DOI":"10.1109\/FCCM.2015.8"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] I. Mavroidis, I. Mavroidis, and I. Papaefstathiou, \u201cAccelerating Emulation and Providing Full Chip Observability and Controlability,\u201d IEEE Des. Test. Comput., vol.26, no.6, pp.84-94, Dec. 2009. 10.1109\/mdt.2009.136","DOI":"10.1109\/MDT.2009.136"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] A.G. Schmidt, B. Huang, R. Sass, and M. French, \u201cCheckpoint\/Restart and Beyond: Resilient High Performance Computing with FPGAs,\u201d pp.162-169, FCCM 2011. 10.1109\/fccm.2011.22","DOI":"10.1109\/FCCM.2011.22"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] S. Takamaeda-Yamazaki, \u201cPyverilog: A Python-based Hardware Design Processing Toolkit for Verilog HDL,\u201d 11th International Symposium on Applied Reconfigurable Computing (ARC 2015) (Poster), Lecture Notes in Computer Science, vol.9040\/2015, pp.451-460, April 2015. 10.1007\/978-3-319-16214-0_42","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"21","unstructured":"[21] M. Watanabe, K. Sano, S. Takamaeda, T. Miyoshi, and H. Nakajo, \u201cJapanese High-level Synthesis Tools for FPGA Hardware Acceleration,\u201d IEICE Trans. Commun., vol.J100-B, no.1, pp.1-10, 2016 (in Japanese)."},{"key":"22","unstructured":"[22] S. Takamaeda-Yamazaki, K. Kise, and J.C. Hoe, \u201cPyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern FPGA-based Computing,\u201d Workshop on the Intersections of Computer Architecture and Reconfigurable Logic (CARL 2013) (Co-located with MICRO-46), Dec. 2013."}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E101.D\/2\/E101.D_2017RCP0010\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,30]],"date-time":"2025-06-30T10:53:46Z","timestamp":1751280826000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E101.D\/2\/E101.D_2017RCP0010\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":22,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2017rcp0010","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2018]]}}}