{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,17]],"date-time":"2026-07-17T03:09:03Z","timestamp":1784257743872,"version":"3.55.0"},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. &amp; Syst."],"published-print":{"date-parts":[[2019,9,1]]},"DOI":"10.1587\/transinf.2018edp7337","type":"journal-article","created":{"date-parts":[[2019,8,31]],"date-time":"2019-08-31T18:11:09Z","timestamp":1567275069000},"page":"1740-1749","source":"Crossref","is-referenced-by-count":5,"title":["Reducing CPU Power Consumption with Device Utilization-Aware DVFS for Low-Latency SSDs"],"prefix":"10.1587","volume":"E102.D","author":[{"given":"Satoshi","family":"IMAMURA","sequence":"first","affiliation":[{"name":"Computer Systems Laboratory, Fujitsu Laboratories Ltd."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eiji","family":"YOSHIDA","sequence":"additional","affiliation":[{"name":"Computer Systems Laboratory, Fujitsu Laboratories Ltd."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kazuichi","family":"OE","sequence":"additional","affiliation":[{"name":"Computer Systems Laboratory, Fujitsu Laboratories Ltd."}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] Intel\u00ae, \u201cIntel\u00ae Optane\u2122 SSD 900P Series.\u201d https:\/\/ark.intel.com\/products\/123626\/Intel-Optane-SSD-900P-Series-480GB-12-Height-PCIe-x4-20nm-3D-XPoint, 2017. Last accessed: Sept., 2018."},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] F.T. Hady, A. Foong, B. Veal, and D. Williams, \u201cPlatform Storage Performance With 3D XPoint Technology,\u201d Proc. IEEE, vol.105, no.9, pp.1822-1833, 2017. 10.1109\/jproc.2017.2731776","DOI":"10.1109\/JPROC.2017.2731776"},{"key":"3","unstructured":"[3] The Linux Kernel Archives, \u201cIntel P-State driver.\u201d https:\/\/www.kernel.org\/doc\/Documentation\/cpu-freq\/intel-pstate.txt, 2017. Last accessed: Sept., 2018."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] A. Mazouz, A. Laurent, B. Pradelle, and W. Jalby, \u201cEvaluation of CPU Frequency Transition Latency,\u201d Comput. Sci., vol.29, no.3-4, pp.187-195, 2014. 10.1007\/s00450-013-0240-x","DOI":"10.1007\/s00450-013-0240-x"},{"key":"5","unstructured":"[5] R. Sch\u00f6ne, A Unified Infrastructure for Monitoring and Tuning the Energy Efficiency of HPC Applications, Ph.D. thesis, Technischen Universit\u00e4t Dresden, 2017."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] S. Imamura and E. Yoshida, \u201cReducing CPU Power Consumption for Low-Latency SSDs,\u201d Proc. 7th IEEE Non-Volatile Memory Systems and Application Symposium, NVMSA &apos;18, pp.79-84, 2018.","DOI":"10.1109\/NVMSA.2018.00021"},{"key":"7","unstructured":"[7] Intel\u00ae, \u201cIntel\u00ae SSD 750 Series.\u201d https:\/\/ark.intel.com\/products\/86741\/Intel-SSD-750-Series-1_2TB-2_5in-PCIe-3_0-20nm-MLC, 2015. Last accessed: Sept., 2018."},{"key":"8","unstructured":"[8] Intel\u00ae, \u201cIntel\u00ae Solid State Drive 750 Series Product Specification,\u201d Oct. 2015."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Huang, A. Badam, M.K. Qureshi, and K. Schwan, \u201cUnified Address Translation for Memory-mapped SSDs with FlashMap,\u201d Proc. 42nd Annual International Symposium on Computer Architecture, ISCA &apos;15, pp.580-591, 2015. 10.1145\/2749469.2750420","DOI":"10.1145\/2749469.2750420"},{"key":"10","unstructured":"[10] J. Yang, D.B. Minturn, and F. Hady, \u201cWhen Poll is Better Than Interrupt,\u201d Proc. 10th USENIX Conference on File and Storage Technologies, FAST&apos;12, p.7, 2012."},{"key":"11","unstructured":"[11] D. Le Moal, \u201cI\/O Latency Optimization with Polling,\u201d Vault Linux Storage and Filesystems Conference, March 2017."},{"key":"12","unstructured":"[12] J. Axboe, \u201cFlexible I\/O Tester.\u201d https:\/\/github.com\/axboe\/fio, 2018. Last accessed: Sept., 2018."},{"key":"13","unstructured":"[13] Intel\u00ae, \u201cIntel\u00ae SSD DC P3700 Series.\u201d https:\/\/ark.intel.com\/products\/79620\/Intel-SSD-DC-P3700-Series-2_0TB-12-Height-PCIe-3_0-20nm-MLC, 2014. Last accessed: Sept., 2018."},{"key":"14","unstructured":"[14] W. Fischer, \u201cProcessor P-states and C-states.\u201d https:\/\/www.thomas-krenn.com\/en\/wiki\/Processor_P-states_and_C-states#cite_note-5, 2017. Last accessed: June, 2018."},{"key":"15","unstructured":"[15] S. Godard, \u201cPerformance monitoring tools for Linux.\u201d https:\/\/github.com\/sysstat\/sysstat, 2018. Last accessed: Sept., 2018."},{"key":"16","unstructured":"[16] The Linux Kernel Archives, \u201cBlock layer statistics in \/sys\/block\/dev\/stat.\u201d https:\/\/www.kernel.org\/doc\/Documentation\/block\/stat.txt, 2017. Last accessed: July, 2018."},{"key":"17","unstructured":"[17] Intel, Intel 64 and IA-32 Architectures Software Developer&apos;s Manual Volume 3 (3A, 3B, 3C &amp; 3D): System Programming Guide, Dec. 2017."},{"key":"18","unstructured":"[18] B. Tallis, \u201cIntel Optane SSD DC P4800X 750GB Hands-On Review-Fine Tuning Performance.\u201d https:\/\/www.anandtech.com\/show\/11930\/intel-optane-ssd-dc-p4800x-750gb-handson-review\/3, 2017. Last accessed: Sept., 2018."},{"key":"19","unstructured":"[19] S.I. Repository, \u201cMSR Cambridge Traces.\u201d http:\/\/iotta.snia.org\/traces\/388. Last accessed: Sept., 2018."},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] D. Narayanan, A. Donnelly, and A. Rowstron, \u201cWrite Off-loading: Practical Power Management for Enterprise Storage,\u201d Trans. Storage, vol.4, no.3, pp.10:1-10:23, 2008. 10.1145\/1416944.1416949","DOI":"10.1145\/1416944.1416949"},{"key":"21","unstructured":"[21] T. Sch\u00f6bel-Theuer, \u201cblkreplay-a Testing and Benchmarking Toolkit.\u201d https:\/\/github.com\/schoebel\/blkreplay\/wiki, 2012. Last accessed: Sept., 2018."},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] S. Baek, D. Son, D. Kang, J. Choi, and S. Cho, \u201cDesign Space Exploration of an NVM-based Memory Hierarchy Seungjae,\u201d Proc. 32nd IEEE International Conference on Computer Design, ICCD &apos;14, pp.224-229, 2014. 10.1109\/iccd.2014.6974685","DOI":"10.1109\/ICCD.2014.6974685"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] Z. Fan, D.H.C. Du, and D. Voigt, \u201cH-ARC: A Non-Volatile Memory Based Cache Policy for Solid State Drives,\u201d Proc. 30th Symposium on Mass Storage Systems and Technologies, MSST &apos;14, pp.1-11, 2014. 10.1109\/msst.2014.6855546","DOI":"10.1109\/MSST.2014.6855546"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] S. Okamoto, C. Sun, S. Hachiya, T. Yamada, Y. Saito, T. Iwasaki, and K. Takeuchi, \u201cApplication Driven SCM and NAND Flash Hybrid SSD Design for Data-Centric Computing System,\u201d Proc. 2015 IEEE International Memory Workshop, IMW &apos;15, pp.1-4, 2015. 10.1109\/imw.2015.7150277","DOI":"10.1109\/IMW.2015.7150277"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] C. Matsui, C. Sun, and K. Takeuchi, \u201cDesign of Hybrid SSDs With Storage Class Memory and NAND Flash Memory,\u201d Proc. IEEE, vol.105, no.9, pp.1812-1821, 2017. 10.1109\/jproc.2017.2716958","DOI":"10.1109\/JPROC.2017.2716958"},{"key":"26","unstructured":"[26] A. Haghdoost, W. He, J. Fredin, and D.H.C. Du, \u201cOn the Accuracy and Scalability of Intensive I\/O Workload Replay,\u201d Proc. 15th Usenix Conference on File and Storage Technologies, FAST&apos;17, pp.315-327, 2017."},{"key":"27","unstructured":"[27] C. Bienia, Benchmarking Modern Multiprocessors, Ph.D. thesis, Princeton University, 2011."},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] S. Lee and J. Kim, \u201cUsing Dynamic Voltage Scaling for Energy-Efficient Flash-based Storage Devices,\u201d Proc. 2010 International SoC Design Conference, ISOCC &apos;10, pp.63-66, 2010. 10.1109\/socdc.2010.5682971","DOI":"10.1109\/SOCDC.2010.5682971"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] R. Ge, X. Feng, and X.-H. Sun, \u201cSERA-IO: Integrating Energy Consciousness into Parallel I\/O Middleware,\u201d Proc. 2012 12th IEEE\/ACM International Symposium on Cluster, Cloud and Grid Computing, CCGRID &apos;12, pp.204-211, 2012. 10.1109\/ccgrid.2012.39","DOI":"10.1109\/CCGrid.2012.39"},{"key":"30","unstructured":"[30] I. Manousakis, M. Marazakis, and A. Bilas, \u201cFDIO: A Feedback Driven Controller for Minimizing Energy in I\/O-intensive Applications,\u201d Proc. 5th USENIX Conference on Hot Topics in Storage and File Systems, HotStorage&apos;13, p.16, 2013."},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] B. Mills, R.E. Grant, K.B. Ferreira, and R. Riesen, \u201cEvaluating Energy Savings for Checkpoint\/Restart,\u201d Proc. 1st International Workshop on Energy Efficient Supercomputing, E2SC &apos;13, pp.6:1-6:8, 2013. 10.1145\/2536430.2536432","DOI":"10.1145\/2536430.2536432"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] T. Saito, K. Sato, H. Sato, and S. Matsuoka, \u201cEnergy-aware I\/O Optimization for Checkpoint and Restart on a NAND Flash Memory System,\u201d Proc. 3rd Workshop on Fault-tolerance for HPC at Extreme Scale, FTXS &apos;13, pp.41-48, 2013. 10.1145\/2465813.2465822","DOI":"10.1145\/2465813.2465822"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E102.D\/9\/E102.D_2018EDP7337\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,6]],"date-time":"2019-09-06T23:27:23Z","timestamp":1567812443000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E102.D\/9\/E102.D_2018EDP7337\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,1]]},"references-count":32,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2018edp7337","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,9,1]]}}}