{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T10:01:40Z","timestamp":1648548100825},"reference-count":40,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2020,1,1]]},"DOI":"10.1587\/transinf.2018edp7386","type":"journal-article","created":{"date-parts":[[2019,12,31]],"date-time":"2019-12-31T22:06:42Z","timestamp":1577830002000},"page":"111-129","source":"Crossref","is-referenced-by-count":0,"title":["Genetic Node-Mapping Methods for Rapid Collective Communications"],"prefix":"10.1587","volume":"E103.D","author":[{"given":"Takashi","family":"YOKOTA","sequence":"first","affiliation":[{"name":"Department of Fundamental Engineering, School of Engineering, Utsunomiya University"}]},{"given":"Kanemitsu","family":"OOTSU","sequence":"additional","affiliation":[{"name":"Department of Fundamental Engineering, School of Engineering, Utsunomiya University"}]},{"given":"Takeshi","family":"OHKAWA","sequence":"additional","affiliation":[{"name":"Department of Fundamental Engineering, School of Engineering, Utsunomiya University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] W.J. Dally and B. Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Pub., 2004."},{"key":"2","unstructured":"[2] J. Duato, S. Yalamanchili, and L. Ni, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Pub., 2003."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] T. Yokota, K. Ootsu, and T. Ohkawa, \u201cA genetic approach for accelerating communication performance by node mapping,\u201d IEICE Trans. Inf. & Syst., vol.E101-D, no.12, pp.2971-2975, Dec. 2018. 10.1587\/transinf.2018pal0002","DOI":"10.1587\/transinf.2018PAL0002"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S.H. Bokhari, \u201cOn th mapping problem,\u201d IEEE Trans. Comput., vol.C-30, no.3, pp.207-214, March 1981. DOI: 10.1109\/TC.1981. 1675756. 10.1109\/tc.1981.1675756","DOI":"10.1109\/TC.1981.1675756"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] T. Saito, \u201cParticle swarm optimizers and nonlinear systems,\u201d IEICE Fundamentals Review, vol.5, no.2, pp.155-161, 2011. (in Japanese). 10.1587\/essfr.5.155","DOI":"10.1587\/essfr.5.155"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] T. Yokota, K. Ootsu, and T. Ohkawa, \u201cLarge-scale interconnection network simulation methods based on cellular automata,\u201d Proc. 5th International Symposium on Computing and Networking (CANDAR'17), pp.58-67, Nov. 2017. DOI: 10.1109\/CANDAR.2017.52. 10.1109\/candar.2017.52","DOI":"10.1109\/CANDAR.2017.52"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] T. Yokota, K. Ootsu, and T. Ohkawa, \u201cAccelerating large-scale interconnection network simulation by cellular automata concept,\u201d IEICE Trans. Inf. & Syst., vol.E102-D, no.1, pp.52-74, Jan. 2019. 10.1587\/transinf.2018edp7131","DOI":"10.1587\/transinf.2018EDP7131"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] Y. Saad and M.H. Schultz, \u201cTopological properties of hypercubes,\u201d IEEE Trans. Comput., vol.37, no.7, pp.867-872, July 1988. DOI: 10.1109\/12.2234. 10.1109\/12.2234","DOI":"10.1109\/12.2234"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] A.Y. Wu, \u201cEmbedding of tree networks into hypercubes,\u201d J. Parallel and Distributed Computing, vol.2, no.3, pp.238-249, Aug. 1985. DOI: 10.1016\/0743-7315(85)90026-7. 10.1016\/0743-7315(85)90026-7","DOI":"10.1016\/0743-7315(85)90026-7"},{"key":"10","unstructured":"[10] S. Ranka, J. Wang, and N. Yeh, \u201cEmbedding meshes on the star graph,\u201d Proc. 1990 ACM\/IEEE Conference on Supercomputing, pp.476-485, Nov. 1990. 10.1109\/superc.1990.130058"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] S.-Y. Lee and J.K. Aggarwal, \u201cA mapping strategy for parallel processing,\u201d IEEE Trans. Comput., vol.C-36, no.4, pp.433-442, April 1987. DOI: 10.1109\/TC.1987.1676925. 10.1109\/tc.1987.1676925","DOI":"10.1109\/TC.1987.1676925"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] O.H. Ibarra and S.M. Sohn, \u201cOn mapping systolic algorithms onto the hypercube,\u201d IEEE Trans. Parallel Distrib. Syst., vol.1, no.1, pp.48-63, Jan. 1990. DOI: 10.1109\/71.80124. 10.1109\/71.80124","DOI":"10.1109\/71.80124"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] A. Kavianpour and N. Bagherzadeh, \u201cA systematic approach for mapping application tasks in hypercubes,\u201d IEEE Trans. Comput., vol.42, no.6, pp.742-746, June 1993. DOI: 10.1109\/12.277294. 10.1109\/12.277294","DOI":"10.1109\/12.277294"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] V. Chaudhary and J.K. Aggarwal, \u201cA generalized scheme for mapping parallel algorithms,\u201d IEEE Trans. Parallel Distrib. Syst., vol.4, no.3, pp.328-346, March 1993. DOI: 10.1109\/71.210815. 10.1109\/71.210815","DOI":"10.1109\/71.210815"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] Y. Hou, C.-M. Wang, C.-Y. Ku, and L.-H. Hsu, \u201cOptimal processor mapping for linear-complement communication on hypercubes,\u201d IEEE Trans. Parallel Distrib. Syst., vol.12, no.5, pp.514-527, May 2001. DOI: 10.1109\/71.926171. 10.1109\/71.926171","DOI":"10.1109\/71.926171"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] T. Hoefler and M. Snir, \u201cGeneric topology mapping strategies for large-scale parallel architectures,\u201d Proc. International Conference on Supercomputing (ICS'11), pp.75-84, 2011. 10.1145\/1995896.1995909","DOI":"10.1145\/1995896.1995909"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] P.K. Sahu and S. Chattopadhyay, \u201cA survey on application mapping strategies for network-on-chip design,\u201d Journal of Systems Architecture, vol.59, no.1, pp.60-76, Jan. 2013. DOI: 10.1016\/j.sysarc. 2012.10.004. 10.1016\/j.sysarc.2012.10.004","DOI":"10.1016\/j.sysarc.2012.10.004"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] S. Murali and G. De Micheli, \u201cBandwidth-constrained mapping of cores onto NoC architectures,\u201d Proc. Conference on Design, Automation and Test in Europe (DATE'04), p.20896 (6 pages), Feb. 2004. DOI: 10.1109\/DATE.2004.1269002. 10.1109\/date.2004.1269002","DOI":"10.1109\/DATE.2004.1269002"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] J. Hu and R. Marculescu, \u201cEnergy- and performance-aware mapping for regular NoC architectures,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.24, no.4, pp.551-562, April 2005. DOI: 10.1109\/TCAD.2005.844106. 10.1109\/tcad.2005.844106","DOI":"10.1109\/TCAD.2005.844106"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] N.K. Bambha and S.S. Bhattacharyya, \u201cJoint application mapping\/interconnect synthesis techniques for embedded chip-scale multiprocessors,\u201d IEEE Trans. Parallel Distrib. Syst., vol.16, no.2, pp.99-112, Feb. 2005. DOI: 10.1109\/TPDS.2005.20. 10.1109\/tpds.2005.20","DOI":"10.1109\/TPDS.2005.20"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] G. Chen, F. Li, S.W. Son, and M. Kandemir, \u201cApplication mapping for chip multiprocessors,\u201d Proc. 45th Annual Design Automation Conference, pp.620-625, June 2008. DOI: 10.1145\/1391469.1391628. 10.1145\/1391469.1391628","DOI":"10.1145\/1391469.1391628"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] T. Maqsood, K. Bilal, and S.A. Madani, \u201cCongestion-aware core mapping for network-on-chip based systems using betweenness centrality,\u201d Future Generation Computer Systems, vol.82, pp.459-471, May 2018. DOI: 10.1016\/j.future.2016.12.031. 10.1016\/j.future.2016.12.031","DOI":"10.1016\/j.future.2016.12.031"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] X. Wang, M. Yang, Y. Jiang, and P. Liu, \u201cA power-aware mapping approach to map IP cores onto NoCs under bandwidth and latency constraints,\u201d ACM Trans. Architecture and Code Optimization, vol.7, no.1, pp.1:1-1:30, April 2010. DOI: 10.1145\/1736065.1736066. 10.1145\/1736065.1736066","DOI":"10.1145\/1736065.1736066"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] L. Chen, K. Hwang, and T.M. Pinkston, \u201cRAIR: Interference reduction in regionalized networks-on-chip,\u201d 2013 IEEE 27th International Symposium on Parallel and Distributed Processing (IPDPS 2013), pp.153-164, May 2013. DOI: 10.1109\/IPDPS.2013.75. 10.1109\/ipdps.2013.75","DOI":"10.1109\/IPDPS.2013.75"},{"key":"25","unstructured":"[25] R. Das, R. Ausavarungnirun, O. Mutlu, A. Kumar, and M. Azimi, \u201cApplication-to-core mapping policies to reduce memory system interference in multi-core systems,\u201d Proc. 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), pp.107-118, Feb. 2013. DOI: 10.1109\/HPCA.2013. 6522311. 10.1109\/hpca.2013.6522311"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] A. Namazi, M. Abdollahi, S. Safari, and S. Mohammadi, \u201cA majority-based reliability-aware task mapping in high-performance homogenous noc architectures,\u201d ACM Trans. Embedded Computing Systems, vol.17, no.1, pp.28:1-28:31, Dec. 2017. DOI: 10.1145\/3131273. 10.1145\/3131273","DOI":"10.1145\/3131273"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] N.F. Butt, M. Chowdhury, and R. Boutaba, \u201cTopology-awareness and reoptimization mechanism for virtual network embedding,\u201d Proc. International Conference on Research in Networking (NETWORKING 2010), ed. M. Crovella, L.M. Feeney, D. Rubenstein, and S.V. Raghavan, Lecture Notes in Computer Science, vol.6091, pp.27-39, 2010. DOI: 10.1007\/978-3-642-12963-6_3. 10.1007\/978-3-642-12963-6_3","DOI":"10.1007\/978-3-642-12963-6_3"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] X. Cheng, S. Su, Z. Zhang, H. Wang, F. Yang, Y. Luo, and J. Wang, \u201cVirtual network embedding through topology-aware node ranking,\u201d SIGCOMM Computer Communication Review, vol.41, no.2, pp.38-47, April 2011. DOI: 10.1145\/1971162.1971168. 10.1145\/1971162.1971168","DOI":"10.1145\/1971162.1971168"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] N. Nedjah, M.V.C. da Silva, and L. de Macedo Mourelle, \u201cPreference-based multi-objective evolutionary algorithms for power-aware application mapping on NoC platforms,\u201d Expert Systems with Applications, vol.39, no.3, pp.2771-2782, Feb. 2012. DOI: 10.1016\/j.eswa.2011.08.137. 10.1016\/j.eswa.2011.08.137","DOI":"10.1016\/j.eswa.2011.08.137"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] W. Jang and D.Z. Pan, \u201cA3MAP: Architecture-aware analytic mapping for networks-on-chip,\u201d ACM Transactions on Design Automation of Electronic Systems, vol.17, no.3, pp.26:1-26:22, 2012. 10.1145\/2209291.2209299","DOI":"10.1145\/2209291.2209299"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] C. Radu, M.S. Mahbub, and L. Vintan, \u201cDeveloping domain-knowledge evolutionary algorithms for network-on-chip application mapping,\u201d Microprocessors and Microsystems, vol.37, no.1, pp.65-78, Feb. 2013. 10.1016\/j.micpro.2012.11.003","DOI":"10.1016\/j.micpro.2012.11.003"},{"key":"32","doi-asserted-by":"publisher","unstructured":"[32] S. Tosun, O. Ozturk, E. Ozkan, and M. Ozen, \u201cApplication mapping algorithms for mesh-based network-on-chip architectures,\u201d The Journal of Supercomputing, vol.71, no.3, pp.995-1017, March 2015. DOI: 10.1007\/s11227-014-1348-x. 10.1007\/s11227-014-1348-x","DOI":"10.1007\/s11227-014-1348-x"},{"key":"33","doi-asserted-by":"crossref","unstructured":"[33] Z. Lu, L. Xia, and A. Jantsch, \u201cCluster-based simulated annealing for mapping cores onto 2d mesh networks on chip,\u201d 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp.1-6, April 2008. DOI: 10.1109\/DDECS.2008.4538763. 10.1109\/ddecs.2008.4538763","DOI":"10.1109\/DDECS.2008.4538763"},{"key":"34","doi-asserted-by":"crossref","unstructured":"[34] B. Yang, L. Guang, T. Santti, and J. Plosila, \u201ct(k)-SA: accelerated simulated annealing algorithm for application mapping on networks-on-chip,\u201d Proc. 14th annual conference on Genetic and evolutionary computation (GECCO '12), pp.1191-1198, July 2012. DOI: 10.1145\/2330163.2330327. 10.1145\/2330163.2330327","DOI":"10.1145\/2330163.2330327"},{"key":"35","doi-asserted-by":"publisher","unstructured":"[35] E.T. Kalns and L.M. Ni, \u201cProcessor mapping techniques toward efficient data redistribution,\u201d IEEE Trans. Parallel Distrib. Syst., vol.6, no.12, pp.1234-1247, Dec. 1995. DOI: 10.1109\/71.476166. 10.1109\/71.476166","DOI":"10.1109\/71.476166"},{"key":"36","doi-asserted-by":"publisher","unstructured":"[36] C.-H. Hsu, Y.-C. Chung, D.-L. Yang, and C.-R. Dow, \u201cA generalized processor mapping technique for array redistribution,\u201d IEEE Trans. Parallel Distrib. Syst., vol.12, no.7, pp.743-757, July 2001. DOI: 10.1109\/71.940748. 10.1109\/71.940748","DOI":"10.1109\/71.940748"},{"key":"37","doi-asserted-by":"publisher","unstructured":"[37] A. Singh, W.J. Dally, A.K. Gupta, and B. Towles, \u201cGoal: A load-balanced adaptive routing algorithm for torus networks,\u201d Proc. 30th Ann. Int. Symp. Computer Architecture (ISCA'03), pp.194-205, June 2003. DOI: 10.1145\/871656.859641. 10.1145\/871656.859641","DOI":"10.1145\/871656.859641"},{"key":"38","doi-asserted-by":"publisher","unstructured":"[38] M. Koibuchi, H. Matsutani, H. Amano, D.F. Hsu, and H. Casanova, \u201cA case for random shortcut topologies for HPC interconnects,\u201d Proc. 39th Annual International Symposium on Computer Architecture (ISCA'12), pp.177-188, June 2012. DOI: 10.1145\/2366231.2337179. 10.1145\/2366231.2337179","DOI":"10.1145\/2366231.2337179"},{"key":"39","doi-asserted-by":"publisher","unstructured":"[39] I. Fujiwara, M. Koibuchi, H. Matsutani, and H. Casanova, \u201cSwap-and-randomize: A method for building low-latency HPC interconnects,\u201d IEEE Trans. Parallel Distrib. Syst., vol.26, no.7, pp.2051-2060, July 2015. DOI: 10.1109\/TPDS.2014.2340863. 10.1109\/tpds.2014.2340863","DOI":"10.1109\/TPDS.2014.2340863"},{"key":"40","doi-asserted-by":"publisher","unstructured":"[40] D. Zhu, L. Chen, S. Yue, T.M. Pinkston, and M. Pedram, \u201cProviding balanced mapping for multiple applications in many-core chip multiprocessors,\u201d IEEE Trans. Comput., vol.65, no.10, pp.3122-3135, Oct. 2016. DOI: 10.1109\/TC.2016.2519884. 10.1109\/tc.2016.2519884","DOI":"10.1109\/TC.2016.2519884"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E103.D\/1\/E103.D_2018EDP7386\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,6]],"date-time":"2020-01-06T05:20:14Z","timestamp":1578288014000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E103.D\/1\/E103.D_2018EDP7386\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1,1]]},"references-count":40,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2018edp7386","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1,1]]}}}