{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T03:33:53Z","timestamp":1648956833846},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2018,12,1]]},"DOI":"10.1587\/transinf.2018pal0001","type":"journal-article","created":{"date-parts":[[2018,11,30]],"date-time":"2018-11-30T22:27:43Z","timestamp":1543616863000},"page":"2968-2970","source":"Crossref","is-referenced-by-count":0,"title":["Hardware Based Parallel Phrase Matching Engine in Dictionary Compressor"],"prefix":"10.1587","volume":"E101.D","author":[{"given":"Qian","family":"DONG","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Southeast University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] B. Li, L. Zhang, Z. Shang, and Q. Dong, \u201cImplementation of LZMA compression algorithm on FPGA,\u201d Electron. Lett., vol.50, no.21, pp.1522-1524, 2014. 10.1049\/el.2014.1734","DOI":"10.1049\/el.2014.1734"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S. Rigler, W. Bishop, and A. Kennings, \u201cFPGA-based lossless data compression using Huffman and LZ77 algorithms,\u201d IEEE Canadian Conference on Electrical and Computer Engineering (ICCECE), pp.1235-1238, 2007. 10.1109\/ccece.2007.315","DOI":"10.1109\/CCECE.2007.315"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] D.-H. Le, K. Inoue, and C.-K. Pham, \u201cDesign of a parallel CAM-based multi-match search system using 0.18-\u00b5m CMOS process,\u201d IEEE Fifth International Conference on Communications and Electronics (ICCE), pp.336-339, 2014. 10.1109\/cce.2014.6916726","DOI":"10.1109\/CCE.2014.6916726"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] P. Manikandan, B.B. Larsen, and E.J. Aas, \u201cDesign of embedded TCAM based longest prefix match search engine,\u201d Microprocessors and Microsystems, vol.35, no.8, pp.659-667, 2011. 10.1016\/j.micpro.2011.08.002","DOI":"10.1016\/j.micpro.2011.08.002"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M.A.A.E. Ghany, A.E. Salama, and H.A. Khalil, \u201cDesign and implementation of FPGA-based systolic array for LZ data compression,\u201d IEEE International Symposium on Circuits and Systems (ISCAS), pp.3691-3695, 2007. 10.1109\/iscas.2007.378644","DOI":"10.1109\/ISCAS.2007.378644"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] S.-A. Hwang and C.-W. Wu, \u201cUnified VLSI systolic array design for LZ data compression,\u201d IEEE Trans. Very Large Scale Integr. Syst. (VLSI), vol.9, no.4, pp.489-499, 2001. 10.1109\/92.931226","DOI":"10.1109\/92.931226"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] S.M. Lee, J.H. Jang, J.H. Oh, J.K. Kim, and S.E. Lee, \u201cDesign of hardware accelerator for Lempel-Ziv 4 (LZ4) compression,\u201d IEICE Electronics Express, vol.14, no.11, 20170399, 2017. 10.1587\/elex.14.20170399","DOI":"10.1587\/elex.14.20170399"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J. Fowers, J.-Y. Kim, D. Burger, and S. Hauck, \u201cA scalable high-bandwidth architecture for lossless compression on FPGAs,\u201d IEEE International Symposium on Field-Programmable Custom Computing Machine (FCCM), pp.52-59, 2015. 10.1109\/fccm.2015.46","DOI":"10.1109\/FCCM.2015.46"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] M.S. Abdelfattah, A. Hagiescu, and D. Singh, \u201cGzip on a chip: High performance lossless data compression on FPGAs using OpenCL,\u201d International Workshop on OpenCL 2013 & 2014 (IWOCL'14), no.4, 2014. 10.1145\/2664666.2664670","DOI":"10.1145\/2664666.2664670"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] K. Liao, M. Petri, A. Moffat, and A. Wirth, \u201cEffective construction of relative Lempel-Ziv dictionaries,\u201d International Conference on World Wide Web, WWW'16, pp.807-816, 2016. 10.1145\/2872427.2883042","DOI":"10.1145\/2872427.2883042"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Z. Shi, C. Ma, J. Cote, and B. Wang, \u201cHardware implementation of hash functions,\u201d Introduction to Hardware Security and Trust, pp.27-50, Springer New York, 2012. 10.1007\/978-1-4419-8080-9_2","DOI":"10.1007\/978-1-4419-8080-9_2"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E101.D\/12\/E101.D_2018PAL0001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T04:25:14Z","timestamp":1543638314000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E101.D\/12\/E101.D_2018PAL0001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12,1]]},"references-count":11,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2018pal0001","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12,1]]}}}