{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T16:18:30Z","timestamp":1762013910258,"version":"build-2065373602"},"reference-count":38,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2019,5,1]]},"DOI":"10.1587\/transinf.2018rcp0002","type":"journal-article","created":{"date-parts":[[2019,4,30]],"date-time":"2019-04-30T22:23:26Z","timestamp":1556663006000},"page":"1003-1011","source":"Crossref","is-referenced-by-count":16,"title":["GUINNESS: A GUI Based Binarized Deep Neural Network Framework for Software Programmers"],"prefix":"10.1587","volume":"E102.D","author":[{"given":"Hiroki","family":"NAKAHARA","sequence":"first","affiliation":[{"name":"Department of Information and Communications Engineering, Tokyo Institute of Technology"}]},{"given":"Haruyoshi","family":"YONEKAWA","sequence":"additional","affiliation":[{"name":"Department of Information and Communications Engineering, Tokyo Institute of Technology"}]},{"given":"Tomoya","family":"FUJII","sequence":"additional","affiliation":[{"name":"Department of Information and Communications Engineering, Tokyo Institute of Technology"}]},{"given":"Masayuki","family":"SHIMODA","sequence":"additional","affiliation":[{"name":"Department of Information and Communications Engineering, Tokyo Institute of Technology"}]},{"given":"Shimpei","family":"SATO","sequence":"additional","affiliation":[{"name":"Department of Information and Communications Engineering, Tokyo Institute of Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] U. Aydonat, S. O'Connell, D. Capalija, A.C. Ling, and G.R. Chiu, \u201cAn OpenCL deep learning accelerator on Arria10,\u201d FPGA, pp.55-64, 2017. 10.1145\/3020078.3021738","DOI":"10.1145\/3020078.3021738"},{"key":"2","unstructured":"[2] Caffe, Deep learning framework, http:\/\/caffe.berkeleyvision.org\/"},{"key":"3","unstructured":"[3] Chainer, A powerful, flexible, and intuitive framework of neural networks, http:\/\/chainer.org\/"},{"key":"4","unstructured":"[4] The CIFAR-10 data set, http:\/\/www.cs.toronto.edu\/~kriz\/cifar.html"},{"key":"5","unstructured":"[5] M. Courbariaux, I. Hubara, D. Soudry, R.E. Yaniv, and Y. Bengio, \u201cBinarized neural networks: Training deep neural networks with weights and activations constrained to +1 or -1,\u201d Computer Research Repository (CoRR), March 2016, http:\/\/arxiv.org\/pdf\/1602.02830v3.pdf"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] R. DiCecco, G. Lacey, J. Vasiljevic, P. Chow, G. Taylor, and S. Areibi, \u201cCaffeinated FPGAs: FPGA Framework For Convolutional Neural Networks,\u201d ICCAD, pp.1-4, 2016.","DOI":"10.1109\/FPT.2016.7929549"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] C. Farabet, B. Martini, P. Akselrod, S. Talay, Y. LeCun and E. Culurciello, \u201cHardware accelerated convolutional neural networks for synthetic vision systems,\u201d Int'l Symp. on Circuits and Systems (ISCAS), pp.257-260, 2010. 10.1109\/iscas.2010.5537908","DOI":"10.1109\/ISCAS.2010.5537908"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y. Guan, H. Liang, N. Xu, W. Wang, S. Shi, X. Chen, G. Sun, W. Zhang, and J. Cong, \u201cFP-DNN: An Automated Framework for Mapping Deep Neural Networks onto FPGAs with RTL-HLS Hybrid Templates,\u201d FCCM, pp.152-159, 2017. 10.1109\/fccm.2017.25","DOI":"10.1109\/FCCM.2017.25"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] K. Guo, L. Sui, J. Qiu, S. Yao, S. Han, Y. Wang, and H. Yang, \u201cAngel-Eye: A Complete Design Flow for Mapping CNN onto Customized Hardware,\u201d ISVLSI, pp.24-29, 2016. 10.1109\/isvlsi.2016.129","DOI":"10.1109\/ISVLSI.2016.129"},{"key":"10","unstructured":"[10] S. Han, J. Kang, H. Mao, Y. Hu, X. Li, Y. Li, D. Xie, H. Luo, S. Yao, Y. Wang, H. Yang, and W.J. Dally, \u201cESE: Efficient speech recognition engine with sparse LSTM on FPGA,\u201d FPGA, pp.75-84, 2017. 10.1145\/3020078.3021745"},{"key":"11","unstructured":"[11] S. Han, H. Mao, and W.J. Dally, \u201cDeep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding,\u201d ICLR, 2016."},{"key":"12","unstructured":"[12] M. Kim and P. Smaragdis, \u201cBitwise neural networks,\u201d CoRR, abs\/1601.06071, 2016."},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] Y. Lecun, L. Bottou, Y. Bengio, and P. Haffner, \u201cGradient-based learning applied to document recognition,\u201d Proc. IEEE, vol.86, no.11, pp.2278-2324, 1998. 10.1109\/5.726791","DOI":"10.1109\/5.726791"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] B. Li, M.H. Najafi, and D.J. Lilja, \u201cUsing stochastic computing to reduce the hardware requirements for a restricted boltzmann machine classifier,\u201d FPGA, pp.36-41, 2016. 10.1145\/2847263.2847340","DOI":"10.1145\/2847263.2847340"},{"key":"15","unstructured":"[15] M. Lin, Q. Chen, and S. Yan, \u201cNetwork in Network,\u201d https:\/\/arxiv.org\/abs\/1312.4400"},{"key":"16","unstructured":"[16] Z. Liu, Y. Dou, J. Jiang, and J. Xu, \u201cAutomatic code generation of convolutional neural networks in FPGA implementation,\u201d FPT, pp.61-68, 2016. 10.1109\/fpt.2016.7929190"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Y. Ma, Y. Cao, S.B.K. Vrudhula, and J.-S. Seo, \u201cAn automatic RTL compiler for high-throughput FPGA implementation of diverse deep convolutional neural networks,\u201d FPL, pp.1-8, 2017. 10.23919\/fpl.2017.8056824","DOI":"10.23919\/FPL.2017.8056824"},{"key":"18","unstructured":"[18] Y. Ma, N. Suda, Y. Cao, J.-S. Seo, and S.B.K. Vrudhula, \u201cScalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA,\u201d FPL, pp.1-8, 2016. 10.1109\/fpl.2016.7577356"},{"key":"19","unstructured":"[19] H. Nakahara, H. Yonekawa, T. Fujii, M. Shimoda, and S. Sato, \u201cGUINNESS: AGUI based neural network synthesizer for an FPGA,\u201d https:\/\/github.com\/HirokiNakahara\/GUINNESS\/"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] H. Nakahara, T. Fujii, and S. Sato, \u201cA fully connected layer elimination for a binary convolutional neural network on an FPGA,\u201d FPL pp.1-4, 2017. 10.23919\/fpl.2017.8056771","DOI":"10.23919\/FPL.2017.8056771"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] H. Nakahara and T. Sasao, \u201cA deep convolutional neural network based on nested residue number system,\u201d FPL, pp.1-6, 2015. 10.1109\/fpl.2015.7293933","DOI":"10.1109\/FPL.2015.7293933"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] E. Nurvitadhi, D. Sheffield, J. Sim, A. Mishra, G. Venkatesh, and D. Marr, \u201cAccelerating Binarized Neural Networks: Comparison of FPGA, CPU, GPU, and ASIC,\u201d FPT, pp.77-84, 2016. 10.1109\/fpt.2016.7929192","DOI":"10.1109\/FPT.2016.7929192"},{"key":"23","unstructured":"[23] https:\/\/github.com\/charlyng\/Embedded-Deep-Learning\/tree\/master\/Benchmark-Performance"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] M. Peemen, A.A.A. Setio, B. Mesman, and H. Corporaal, \u201cMemory-centric accelerator design for convolutional neural networks,\u201d Int'l Conf. on Computer Design (ICCD), pp.13-19, 2013. 10.1109\/iccd.2013.6657019","DOI":"10.1109\/ICCD.2013.6657019"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] J. Qiu, J. Wang, S. Yao, K. Guo, B. Li, E. Zhou, J. Yu, T. Tang, N. Xu, S. Song, Y. Wang, and H. Yang, \u201cGoing deeper with embedded FPGA platform for convolutional neural network,\u201d ISFPGA, pp.26-35, 2016. 10.1145\/2847263.2847265","DOI":"10.1145\/2847263.2847265"},{"key":"26","unstructured":"[26] M. Rastegari, V. Ordonez, J. Redmon, and A. Farhadi, \u201cXNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks,\u201d https:\/\/arxiv.org\/pdf\/1603.05279.pdf"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] M. Sankaradas, V. Jakkula, S. Cadambi, S. Chakradhar, I. Durdanovic, E. Cosatto, and H.P. Graf, \u201cA massively parallel coprocessor for convolutional neural networks,\u201d Int'l Conf. on Application-specific Systems, Architectures and Processors (ASAP), pp.53-60, 2009. 10.1109\/asap.2009.25","DOI":"10.1109\/ASAP.2009.25"},{"key":"28","unstructured":"[28] I. Sergey and S. Christian, \u201cBatch normalization: Accelerating deep network training by reducing internal covariate shift,\u201d 2015."},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] H. Sharma, J. Park, E. Amaro, B. Thwaites, P. Kotha, A. Gupta, J.K. Kim, A. Mishra, and H. Esmaeilzadeh, \u201cDNNWEAVER: From High-Level Deep Network Models to FPGA Acceleration,\u201d MICRO, pp.1-6, 2016.","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] C. Szegedy, W. Liu, Y. Jia, P. Sermanet, S. Reed, D. Anguelov, D. Erhan, V. Vanhoucke, and A. Rabinovich, \u201cGoing Deeper with Convolutions,\u201d Computer Vision and Pattern Recognition (CVPR), pp.1-9, 2015. 10.1109\/cvpr.2015.7298594","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] Y. Umuroglu, N.J. Fraser, G. Gambardella, M. Blott, P. Leong, M. Jahre, and K. Vissers, \u201cFINN: A Framework for Fast, Scalable Binarized Neural Network Inference,\u201d ISFPGA, pp.65-74, 2017. 10.1145\/3020078.3021744","DOI":"10.1145\/3020078.3021744"},{"key":"32","unstructured":"[32] K. Simonyan and A. Zisserman, \u201cVery deep convolutional networks for large-scale image recognition,\u201d ICLR, 2015."},{"key":"33","doi-asserted-by":"crossref","unstructured":"[33] S.I. Venieris and C.-S. Bouganis, \u201cfpgaConvNet: A Framework for Mapping Convolutional Neural Networks on FPGAs,\u201d FCCM, pp.40-47, 2016. 10.1109\/fccm.2016.22","DOI":"10.1109\/FCCM.2016.22"},{"key":"34","doi-asserted-by":"crossref","unstructured":"[34] H. Yonekawa and H. Nakahara, \u201cOn-Chip Memory Based Binarized Convolutional Deep Neural Network Applying Batch Normalization Free Technique on an FPGA,\u201d IPDPS Workshops, pp.98-105, 2017. 10.1109\/ipdpsw.2017.95","DOI":"10.1109\/IPDPSW.2017.95"},{"key":"35","doi-asserted-by":"crossref","unstructured":"[35] J. Zhang and J. Li, \u201cImproving the performance of OpenCL-based FPGA accelerator for convolutional neural network,\u201d FPGA, pp.25-34, 2017. 10.1145\/3020078.3021698","DOI":"10.1145\/3020078.3021698"},{"key":"36","doi-asserted-by":"crossref","unstructured":"[36] R. Zhao, W. Song, W. Zhang, T. Xing, J.-H. Lin, M. Srivastava, R. Gupta, and Z. Zhang, \u201cAccelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs,\u201d ISFPGA, pp.15-24, 2017. 10.1145\/3020078.3021741","DOI":"10.1145\/3020078.3021741"},{"key":"37","unstructured":"[37] W. Zhao, H. Fu, W. Luk, T. Yu, S. Wang, B. Feng, Y. Ma, and G. Yang, \u201cF-CNN: An FPGA-based framework for training Convolutional Neural Networks,\u201d ASAP, pp.107-114, 2016. 10.1109\/asap.2016.7760779"},{"key":"38","unstructured":"[38] S. Zhou, Y. Wu, Z. Ni, X. Zhou, H. Wen, and Y. Zou, \u201cDoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients,\u201d http:\/\/arxiv.org\/pdf\/1606.06160v2.pdf"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E102.D\/5\/E102.D_2018RCP0002\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,4]],"date-time":"2019-05-04T03:25:38Z","timestamp":1556940338000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E102.D\/5\/E102.D_2018RCP0002\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,1]]},"references-count":38,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2018rcp0002","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2019,5,1]]}}}