{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:09:44Z","timestamp":1758892184670},"reference-count":20,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. &amp; Syst."],"published-print":{"date-parts":[[2019,5,1]]},"DOI":"10.1587\/transinf.2018rcp0004","type":"journal-article","created":{"date-parts":[[2019,4,30]],"date-time":"2019-04-30T22:23:28Z","timestamp":1556663008000},"page":"1012-1019","source":"Crossref","is-referenced-by-count":5,"title":["Automatic Generation Tool of FPGA Components for Robots"],"prefix":"10.1587","volume":"E102.D","author":[{"given":"Takeshi","family":"OHKAWA","sequence":"first","affiliation":[{"name":"Utsunomiya University"}]},{"given":"Kazushi","family":"YAMASHINA","sequence":"additional","affiliation":[{"name":"Utsunomiya University"}]},{"given":"Takuya","family":"MATSUMOTO","sequence":"additional","affiliation":[{"name":"Utsunomiya University"}]},{"given":"Kanemitsu","family":"OOTSU","sequence":"additional","affiliation":[{"name":"Utsunomiya University"}]},{"given":"Takashi","family":"YOKOTA","sequence":"additional","affiliation":[{"name":"Utsunomiya University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] R. Siegwart, I.R. Nourbakhsh, and D. Scaramuzza, Introduction to autonomous mobile robots, MIT Press, 2011."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] K. Tamura, and K. Naruse, \u201cUnsmooth field sweeping by Balistic random walk of multiple robots in unsmooth terrain,\u201d 2014 Joint 7th International Conference on Soft Computing and Intelligent Systems (SCIS) and 15th International Symposium on Advanced Intelligent Systems (ISIS), Kitakyushu, pp.585-589, 2014. doi: 10.1109\/SCIS-ISIS.2014.7044837 10.1109\/SCIS-ISIS.2014.7044837","DOI":"10.1109\/SCIS-ISIS.2014.7044837"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] E.S. Chung, P.A. Milder, J.C. Hoe, and K. Mai, \u201cSingle-chip heterogeneous computing: Does the future include custom logic, FPGAs, and GPGPUs?,\u201d Proc. 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture, IEEE Computer Society, pp.225-236, 2010. 10.1109\/micro.2010.36","DOI":"10.1109\/MICRO.2010.36"},{"key":"4","unstructured":"[4] M. Quigley, K. Conley, B. Gerkey, J. Faust, T. Foote, J. Leibs, and A.Y. Ng, \u201cROS: an open-source Robot Operating System,\u201d ICRA Workshop on Open Source Software, vol.3, no.3.2, p.5, 2009."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] R. Mamat, A. Jawawi, N. Dayang, and S. Deris, \u201cA component-oriented programming for embedded mobile robot software,\u201d International Journal of Advanced Robotic Systems, pp.371-380, 2007.","DOI":"10.5772\/5678"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] J. Boren and S. Cousins, \u201cExponential growth of ros [ros topics],\u201d IEEE Robot. Autom. Mag., vol.18, no.1, pp.19-20, 2011. 10.1109\/mra.2010.940147","DOI":"10.1109\/MRA.2010.940147"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] K. Yamashina, H. Kimura, T. Ohkawa, K. Ootsu, and T. Yokota, \u201ccReComp: Automated Design Tool for ROS-Compliant FPGA Component,\u201d Proc. IEEE 10th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC-16), pp.138-145, 2016. 10.1109\/mcsoc.2016.47","DOI":"10.1109\/MCSoC.2016.47"},{"key":"8","unstructured":"[8] K. Yamashina, T. Matsumoto, T. Ohkawa, K. Ootsu, and T. Yokota, \u201cComponentizing of FPGA processing for robot, and its evaluation in design productivity,\u201d IEICE Tech. Report, SIG Cloud-Network-Robot (CNR), vol.116, no.461, pp.23-28, 2017."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] T. Ohkawa, K. Yamashina, H. Kimura, K. Ootsu, and T. Yokota, \u201cFPGA Component Technology for Easy Integration of FPGA into Robot Systems,\u201d IEICE Trans. Inf. &amp; Syst. (Special Section on Reconfigurable Systems), vol.E101-D, no.2, pp.363-375, Feb. 2018. DOI: 10.1587\/transinf.2017RCP0011 10.1587\/transinf.2017RCP0011","DOI":"10.1587\/transinf.2017RCP0011"},{"key":"10","unstructured":"[10] Open Source Robotics Foundation, http:\/\/www.osrfoundation.org\/"},{"key":"11","unstructured":"[11] ROS Wiki, http:\/\/wiki.ros.org"},{"key":"12","unstructured":"[12] ROS message, http:\/\/wiki.ros.org\/msg"},{"key":"13","unstructured":"[13] L.H. Crockett, R.A. Elliot, M.A. Enderwitz, and R.W. Stewart, The Zynq Book, Strathclyde Academic Media, 2014."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] V. Kathail, J. Hwang, W. Sun, Y. Chobe, T. Shui, and J. Carrillo, \u201cSDSoC: A Higher-level Programming Environment for Zynq SoC and Ultrascale+ MPSoC,\u201d Proc. 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, p.4, ACM, Feb. 2016. 10.1145\/2847263.2847284","DOI":"10.1145\/2847263.2847284"},{"key":"15","unstructured":"[15] Xillybus, http:\/\/xillybus.com\/ (accessed July 27, 2018)"},{"key":"16","unstructured":"[16] Q. Zhao, T. Nakamichi, M. Amagasaki, M. Iida, M. Kuga, and T. Sueyoshi, \u201chCODE: An open-source platform for FPGA accelerators.\u201d Proc. 2016 International Conference on Field-Programmable Technology (FPT), pp.205-208, Dec. 2016. 10.1109\/fpt.2016.7929534"},{"key":"17","unstructured":"[17] J. Ou and V.K. Prasanna, \u201cPyGen: a MATLAB\/Simulink based tool for synthesizing parameterized and energy efficient designs using FPGAs,\u201d 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), pp.47-56, 2004. 10.1109\/fccm.2004.47"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] Y. Ishida, T. Morie, and H. Tamukoh, \u201cA Hardware Accelerated Robot Middleware Package for Intelligent Processing on Robots,\u201d 2018 IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy, pp.1-5, 2018. doi: 10.1109\/ISCAS.2018.8351722 10.1109\/ISCAS.2018.8351722","DOI":"10.1109\/ISCAS.2018.8351722"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] S. Takamaeda-Yamazaki, \u201cPyverilog: A python-based hardware design processing toolkit for verilog hdl,\u201d International Symposium on Applied Reconfigurable Computing, vol.9040, pp.451-460, April 2015. 10.1007\/978-3-319-16214-0_42","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"20","unstructured":"[20] cReComp, https:\/\/github.com\/kazuyamashi\/cReComp"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E102.D\/5\/E102.D_2018RCP0004\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,4]],"date-time":"2019-05-04T03:25:34Z","timestamp":1556940334000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E102.D\/5\/E102.D_2018RCP0004\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,1]]},"references-count":20,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2018rcp0004","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,5,1]]}}}