{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T21:59:49Z","timestamp":1710367189485},"reference-count":23,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2019,5,1]]},"DOI":"10.1587\/transinf.2018rcp0007","type":"journal-article","created":{"date-parts":[[2019,4,30]],"date-time":"2019-04-30T22:23:37Z","timestamp":1556663017000},"page":"1029-1036","source":"Crossref","is-referenced-by-count":12,"title":["Scalability Analysis of Deeply Pipelined Tsunami Simulation with Multiple FPGAs"],"prefix":"10.1587","volume":"E102.D","author":[{"given":"Antoniette","family":"MONDIGO","sequence":"first","affiliation":[{"name":"Graduate School of Information Sciences, Tohoku University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomohiro","family":"UENO","sequence":"additional","affiliation":[{"name":"Processor Research Team, Riken Center for Computational Science"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kentaro","family":"SANO","sequence":"additional","affiliation":[{"name":"Processor Research Team, Riken Center for Computational Science"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroyuki","family":"TAKIZAWA","sequence":"additional","affiliation":[{"name":"Graduate School of Information Sciences, Tohoku University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] A. Mondigo, T. Ueno, D. Tanaka, K. Sano, and S. Yamamoto, \u201cDesign and scalability analysis of bandwidth-compressed stream computing with multiple FPGAs,\u201d Proceedings of the 12th International Symposium on Reconfigurable Communication-Centric Systems-on-Chip, ReCoSoC 2017, Madrid, Spain, pp.1-8, IEEE, 2017. 10.1109\/recosoc.2017.8016148","DOI":"10.1109\/ReCoSoC.2017.8016148"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] A. Mondigo, K. Sano, and H. Takizawa, \u201cPerformance estimation of deeply pipelined fluid simulation on multiple FPGAs with high-speed communication subsystem,\u201d Proceedings of the 29th Annual IEEE International Conference on Application-specific Systems, Architectures and Processors, ASAP 2018, pp.1-4, IEEE, 2018. 10.1109\/asap.2018.8445100","DOI":"10.1109\/ASAP.2018.8445100"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] W. Vanderbauwhede and K. Benkrid, eds., High-Performance Computing Using FPGAs, Springer New York, New York, NY, 2013. 10.1007\/978-1-4614-1791-0","DOI":"10.1007\/978-1-4614-1791-0"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M. Vestias and H. Neto, \u201cTrends of CPU, GPU and FPGA for high-performance computing,\u201d Proceedings of the 2014 24th International Conference on Field Programmable Logic and Applications (FPL), Munich, Germany, pp.1-6, IEEE, Sept. 2014. 10.1109\/fpl.2014.6927483","DOI":"10.1109\/FPL.2014.6927483"},{"key":"5","unstructured":"[5] M. Parker, \u201cUnderstanding peak floating-point performance claims,\u201d Technical report (white paper): Intel, WP-01222-1.1, 2017."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M. Langhammer and B. Pasca, \u201cFloating-point DSP block architecture for FPGAs,\u201d Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays-FPGA '15, New York, New York, USA, pp.117-125, ACM, 2015. 10.1145\/2684746.2689071","DOI":"10.1145\/2684746.2689071"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] M. Lin, S. Cheng, and J. Wawrzynek, \u201cCascading deep pipelines to achieve high throughput in numerical reduction operations,\u201d 2010 International Conference on Reconfigurable Computing Cascading, Quintana Roo, Mexico, pp.103-108, IEEE, 2010. 10.1109\/reconfig.2010.70","DOI":"10.1109\/ReConFig.2010.70"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] K. Dohi, K. Okina, R. Soejima, Y. Shibata, and K. Oguri, \u201cPerformance modeling of stencil computing on a stream-based FPGA accelerator for efficient design space Exploration,\u201d PAPER Special Section on Reconfigurable Systems, IEICE Transactions, vol.E98-D, no.2, pp.298-308, 2015. 10.1587\/transinf.2014rcp0013","DOI":"10.1587\/transinf.2014RCP0013"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] K. Sano and S. Yamamoto, \u201cFPGA-based scalable and power-efficient fluid simulation using floating-point DSP blocks,\u201d IEEE Trans. Parallel Distrib. Syst., vol.28, no.10, pp.2823-2837, 2017. 10.1109\/tpds.2017.2691770","DOI":"10.1109\/TPDS.2017.2691770"},{"key":"10","unstructured":"[10] K. Sano, \u201cDSL-based design space exploration for temporal and spatial parallelism of custom stream computing,\u201d Proceedings of the Second International Workshop on FPGAs for Software Programmers (FSP 2015), pp.29-34, Aug. 2015."},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] K. Nagasu, K. Sano, F. Kono, and N. Nakasato, \u201cFPGA-based tsunami simulation: Performance comparison with GPUs, and roofline model for scalability analysis,\u201d Journal of Parallel and Distributed Computing, vol.106, pp.153-169, Aug. 2016. 10.1016\/j.jpdc.2016.12.015","DOI":"10.1016\/j.jpdc.2016.12.015"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] M.C. Herbordt, T. VanCourt, Y. Gu, B. Sukhwani, A. Conti, J. Model, and D. DiSabello, \u201cAchieving high performance with FPGA-based computing,\u201d Computer, vol.40, no.3, pp.50-57, March 2007. 10.1109\/mc.2007.79","DOI":"10.1109\/MC.2007.79"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] A. Azarian and J.M.P. Cardoso, \u201cCoarse\/fine-grained approaches for pipelining computing stages in FPGA-based multicore architectures,\u201d Proceedings of the European Conference on Parallel Processing: Euro-Par 2014: Parallel Processing Workshops, vol.8806, pp.266-278, Springer, 2014. 10.1007\/978-3-319-14313-2_23","DOI":"10.1007\/978-3-319-14313-2_23"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] S. Murtaza, A.G. Hoekstra, and P.M.A. Sloot, \u201cCellular automata simulations on a FPGA cluster,\u201d The International Journal of High Performance Computing Applications, vol.25, no.2, pp.193-204, May 2011. 10.1177\/1094342010383138","DOI":"10.1177\/1094342010383138"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Y. Kono, K. Sano, and S. Yamamoto, \u201cScalability analysis of tightly-coupled FPGA-cluster for lattice Boltzman computation,\u201d Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL 2012), pp.120-127, IEEE, 2012. 10.1109\/fpl.2012.6339275","DOI":"10.1109\/FPL.2012.6339275"},{"key":"16","unstructured":"[16] A.T. Markettos, P.J. Fox, S.W. Moore, and A.W. Moore, \u201cInterconnect for commodity FPGA clusters: Standardized or customized?,\u201d Conference Digest-24th International Conference on Field Programmable Logic and Applications, FPL 2014, pp.1-8, 2014. 10.1109\/fpl.2014.6927472"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S.-W. Jun, M. Liu, S. Xu, and Arvind, \u201cA transport-layer network for distributed FPGA platforms,\u201d 2015 25th International Conference on Field Programmable Logic and Applications (FPL), London, UK, pp.1-4, IEEE, Sept. 2015. 10.1109\/fpl.2015.7293976","DOI":"10.1109\/FPL.2015.7293976"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] N.T. Kung and R. Morris, \u201cCredit-based flow control for ATM networks,\u201d IEEE Netw., vol.9, no.2, pp.40-48, 1995. 10.1109\/65.372658","DOI":"10.1109\/65.372658"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] R. Jain, \u201cCongestion control and traffic management in ATM networks: Recent advances and a survey,\u201d Computer Networks and ISDN Systems, vol.28, no.13, pp.1723-1738, Oct. 1996. 10.1016\/0169-7552(96)00012-8","DOI":"10.1016\/0169-7552(96)00012-8"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] S. Kamolphiwong, A.E. Karbowiak, and H. Mehrpour, \u201cFlow control in ATM networks: a survey,\u201d Elsevier Computer Communications, vol.21, no.11, pp.951-968, 1998. 10.1016\/s0140-3664(98)00155-8","DOI":"10.1016\/S0140-3664(98)00155-8"},{"key":"21","unstructured":"[21] \u201cFloPoCo Project WEB.\u201d"},{"key":"22","unstructured":"[22] V. Titov and F. Gonzales, \u201cImplementation and testing of the Method of Splitting Tsunami (MOST) Model,\u201d 1997."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] M. Lavrentiev-jr, A. Romanenko, V. Titov, and A. Vazhenin, \u201cHigh-performance tsunami wave propagation modeling,\u201d Parallel Computing Technologies, Lecture Notes in Computer Science, vol.5698, pp.423-434, Springer, Berlin, Heidelberg, 2009. 10.1007\/978-3-642-03275-2_42","DOI":"10.1007\/978-3-642-03275-2_42"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E102.D\/5\/E102.D_2018RCP0007\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,4]],"date-time":"2019-05-04T03:25:36Z","timestamp":1556940336000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E102.D\/5\/E102.D_2018RCP0007\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,1]]},"references-count":23,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2018rcp0007","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,5,1]]}}}