{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:04:40Z","timestamp":1759147480500},"reference-count":22,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2020,3,1]]},"DOI":"10.1587\/transinf.2019edp7144","type":"journal-article","created":{"date-parts":[[2020,2,29]],"date-time":"2020-02-29T22:10:45Z","timestamp":1583014245000},"page":"578-589","source":"Crossref","is-referenced-by-count":7,"title":["Daisy-Chained Systolic Array and Reconfigurable Memory Space for Narrow Memory Bandwidth"],"prefix":"10.1587","volume":"E103.D","author":[{"given":"Jun","family":"IWAMOTO","sequence":"first","affiliation":[{"name":"Nara Institute of Science and Technology"}]},{"given":"Yuma","family":"KIKUTANI","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology"}]},{"given":"Renyuan","family":"ZHANG","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology"}]},{"given":"Yasuhiko","family":"NAKASHIMA","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] K. Simonyan, et al., \u201cVery deep convolutional networks for large-scale image recognition,\u201d CoRR, abs\/1409.1556, 2014."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] C. Szegedy, W. Liu, Y. Jia, P. Sermanet, S. Reed, D. Anguelov, D. Erhan, V. Vanhoucke, and A. Rabinovich, \u201cGoing Deeper with Convolutions,\u201d CVPR2015, 2015. 10.1109\/cvpr.2015.7298594","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] A. Krizhevsky, I. Sutskever, and G.E. Hinton, \u201cImageNet Classification with Deep Convolutional Neural Networks,\u201d NIPS2012, vol.60, no.6, pp.84-90, 2017. 10.1145\/3065386","DOI":"10.1145\/3065386"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] K. He, X. Zhang, S. Ren, and J. Sun, \u201cDeep Residual Learning for Image Recognition,\u201d CVPR2016, pp.770-778, 2016. 10.1109\/cvpr.2016.90","DOI":"10.1109\/CVPR.2016.90"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] K. Datta, M. Murphy, V. Volkov, S. Williams, J. Carter, L. Oliker, D. Patterson, J. Shalf, and K. Yelick, \u201cStencil Computation Optimization and auto-tuning on State-of-the-Art Multicore Architectures,\u201d IEEE Conference on Supercomputing, SC2008, 2008. 10.1109\/sc.2008.5222004","DOI":"10.1109\/SC.2008.5222004"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Y.-H. Chen, T. Krishna, J. Emer, and V. Sze, \u201c14.5 Eyeriss: An Energy-efficient Recongurable Accelerator for Deep Convolutional Neural Networks,\u201d pp.262-263, ISSCC2016, 2016. 10.1109\/isscc.2016.7418007","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] W. Lu, G. Yan, J. Li, S. Gong, Y. Han, and X. Li, \u201cFlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks,\u201d pp.553-564, HPCA2017, 2017. 10.1109\/hpca.2017.29","DOI":"10.1109\/HPCA.2017.29"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Han, et al., \u201cEIE: Efficient inference engine on compressed deep neural network,\u201d ISCA2016, 2016.","DOI":"10.1109\/ISCA.2016.30"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] T. Nowatzki, V. Gangadhar, K. Sankaralingam, and G. Wright, \u201cDomain Specialization Is Generally Unnecessary for Accelerators,\u201d IEEE MICRO, vol.37, no.3, pp.40-50, May\/June 2017. 10.1109\/mm.2017.60","DOI":"10.1109\/MM.2017.60"},{"key":"10","unstructured":"[10] N.P. Jouppi, et al., \u201cIn-datacenter performance analysis of a tensor processing unit,\u201d ISCA2017, 2017."},{"key":"11","unstructured":"[11] Suyog Gupta, et al., \u201cDeep learning with limited numerical precision,\u201d ICML2015, 2015."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] B. Mei, S. Vernalde, D. Verkest, H. De Man, and R. Lauwereins, \u201cADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix,\u201d Field Programmable Logic and Application, FPL2003, vol.2778, pp.61-70, 2003. 10.1007\/978-3-540-45234-8_7","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] F. Bouwens, M. Berekovic, B. De Sutter, and G. Gaydadjiev, \u201cArchitecture Enhancements for the ADRES Coarse-Grained Reconfigurable Array,\u201d HiPEAC2008, vol.4917, pp.66-81, 2008. 10.1007\/978-3-540-77560-7_6","DOI":"10.1007\/978-3-540-77560-7_6"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, D. Burger, S.W. Keckler, and C. Moore, \u201cExploiting ILP, TLP, and DLP with the Polymorphous TRIPS Architecture,\u201d ISCA2003, vol.23, no.6, pp.46-51, 2003. 10.1109\/mm.2003.1261386","DOI":"10.1109\/MM.2003.1261386"},{"key":"15","unstructured":"[15] Y. Kim, et al., \u201cPower-conscious configuration cache structure and core mapping for coarse-grained reconfigurable architecture,\u201d NBiS2012, pp.826-831, 2012."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] T. Katagiri, K. Hironaka, and H. Amano, \u201cExtension of Memory Controller equipped with MuCCRA-3-DP: Dynamically Reconfigurable Processor Array,\u201d NBiS2012, pp.826-831, 2012. 10.1109\/nbis.2012.87","DOI":"10.1109\/NBiS.2012.87"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] M. Izawa, N. Ozaki, Y. Koizumi, R. Uno, and H. Amano, \u201cA Co-Processor Design of an Energy Efficient Reconfigurable Accelerator CMA,\u201d International Journal of Networking and Computing, vol.5, no.1, pp.239-251, 2015. 10.15803\/ijnc.5.1_239","DOI":"10.15803\/ijnc.5.1_239"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] G. Kestor, R. Gioiosa, D.J. Kerbyson, and A. Hoisie, \u201cQuantifying the Energy Cost of Data Movement in Scientific Applications,\u201d IISWC2013, pp.56-65, 2013. 10.1109\/iiswc.2013.6704670","DOI":"10.1109\/IISWC.2013.6704670"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] M. Tanomoto, S. Takamaeda-Yamazaki, J. Yao, and Y. Nakashima, \u201cA CGRA-based Approach for Accelerating Convolutional Neural Networks,\u201d MCSoC2015, pp.73-80, 2015. 10.1109\/mcsoc.2015.41","DOI":"10.1109\/MCSoC.2015.41"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] Y. Yuttakonkit and Y. Nakashima, \u201cPerformance Comparison of CGRA and Mobile GPU for Light-field Image Processing,\u201d CANDAR2016, pp.174-180, 2016. 10.1109\/candar.2016.0040","DOI":"10.1109\/CANDAR.2016.0040"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] T. Ichikura, R. Yamano, Y. Kikutani, R. Zhang, and Y. Nakashima, \u201cEMAXVR: A Programmable Accelerator Employing Near ALU Utilization to DSA,\u201d IEEE Symposium on Low-Power and High-Speed Chips, Coolchips2018, 2018. 10.1109\/coolchips.2018.8373078","DOI":"10.1109\/CoolChips.2018.8373078"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] S. Chaudhuri and A. Hetzel, \u201cSAT-based Compilation to a Non-VonNeumann Processor,\u201d ICCAD2017, pp.675-682, 2017. 10.1109\/iccad.2017.8203842","DOI":"10.1109\/ICCAD.2017.8203842"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E103.D\/3\/E103.D_2019EDP7144\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,7]],"date-time":"2020-03-07T03:26:38Z","timestamp":1583551598000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E103.D\/3\/E103.D_2019EDP7144\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,1]]},"references-count":22,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2019edp7144","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3,1]]}}}