{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T11:13:21Z","timestamp":1742642001445},"reference-count":24,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2020,5,1]]},"DOI":"10.1587\/transinf.2019edp7308","type":"journal-article","created":{"date-parts":[[2020,4,30]],"date-time":"2020-04-30T22:14:09Z","timestamp":1588284849000},"page":"1013-1022","source":"Crossref","is-referenced-by-count":1,"title":["A Power Analysis Attack Countermeasure Based on Random Data Path Execution For CGRA"],"prefix":"10.1587","volume":"E103.D","author":[{"given":"Wei","family":"GE","sequence":"first","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}]},{"given":"Shenghua","family":"CHEN","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}]},{"given":"Benyu","family":"LIU","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}]},{"given":"Min","family":"ZHU","sequence":"additional","affiliation":[{"name":"Wuxi Research Institute of Applied Technologies, Tsinghua University"}]},{"given":"Bo","family":"LIU","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] J. Katz, A.J. Menezes, P.C. Van Oorschot, and S.A. Vanstone, Handbook of Applied Cryptography, CRC Press, 1996."},{"key":"2","unstructured":"[2] A. Joseph and V. Sundaram, \u201cCryptography and steganography: A survey,\u201d Int. J. Comp. Tech. Appl., vol.2, no.3, pp.626-630, 2011."},{"key":"3","unstructured":"[3] M. Agrawal and P. Mishra, \u201cA comparative survey on symmetric key encryption techniques,\u201d International Journal on Computer Science and Engineering, vol.4, no.5, p.877, 2012."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] P. Kocher, J. Jaffe, and B. Jun, \u201cDifferential power analysis,\u201d Proc. Advances in Cryptology (CRYPTO '99), ed. M. Wiener, Berlin, Heidelberg, pp.388-397, Springer Berlin Heidelberg, 1999. 10.1007\/3-540-48405-1_25","DOI":"10.1007\/3-540-48405-1_25"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] P. Kocher, J. Jaffe, B. Jun, and P. Rohatgi, \u201cIntroduction to differential power analysis,\u201d J. Cryptogr. Eng., vol.1, no.1, pp.5-27, April 2011. 10.1007\/s13389-011-0006-y","DOI":"10.1007\/s13389-011-0006-y"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] E. Oswald, S. Mangard, N. Pramstaller, and V. Rijmen, \u201cA side-channel analysis resistant description of the AES S-box,\u201d Proc. FSE LNCS, ed. H. Gilbert and H. Handschuh, Berlin, Heidelberg, pp.413-423, Springer Berlin Heidelberg, 2005. 10.1007\/11502760_28","DOI":"10.1007\/11502760_28"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] H. Kim, S. Hong, and J. Lim, \u201cA fast and provably secure higher-order masking of AES S-box,\u201d Proc. CHES LNCS, ed. B. Preneel and T. Takagi, Berlin, Heidelberg, pp.95-107, Springer, Berlin, Heidelberg, 2011. 10.1007\/978-3-642-23951-9_7","DOI":"10.1007\/978-3-642-23951-9_7"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] Y. Wang and Y. Ha, \u201cFPGA-based 40.9-gbits\/s masked AES with area optimization for storage area network,\u201d IEEE Trans. Circuits Syst. II Express Briefs, vol.60, no.1, pp.36-40, Jan. 2013. 10.1109\/TCSII.2012.2234891","DOI":"10.1109\/TCSII.2012.2234891"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] V. Grosso, E. Prouff, and F.X. Standaert, \u201cEfficient masked S-boxes processing-a step forward-,\u201d Proc. 7th Annu. Int. Cryptol. Conf. Adv. Cryptol. (AFRICACRYPTO), ed. D. Pointcheval and D. Vergnaud, Cham, pp.251-266, Springer International Publishing, 2014. 10.1007\/978-3-319-06734-6_16","DOI":"10.1007\/978-3-319-06734-6_16"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S.S. Chawla, S. Aggarwal, S. Kamal, and N. Goel, \u201cFPGA implementation of an optimized 8-bit AES architecture: A masked S-box and pipelined approach,\u201d IEEE CONECCT, pp.1-6, July 2015. 10.1109\/CONECCT.2015.7383859","DOI":"10.1109\/CONECCT.2015.7383859"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] T. G\u00fcneysu and A. Moradi, \u201cGeneric side-channel countermeasures for reconfigurable devices,\u201d Proc. CHES LNCS, ed. B. Preneel and T. Takagi, Berlin, Heidelberg, pp.33-48, Springer, Berlin, Heidelberg, 2011. 10.1007\/978-3-642-23951-9_3","DOI":"10.1007\/978-3-642-23951-9_3"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] A.G. Bayrak, N. Velickovic, F. Regazzoni, D. Novo, P. Brisk, and P. Ienne, \u201cAn EDA-friendly protection scheme against side-channel attacks,\u201d DATE, DATE '13, San Jose, CA, USA, pp.410-415, EDA Consortium, 2013. 10.7873\/DATE.2013.093","DOI":"10.7873\/DATE.2013.093"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] W. Shan, L. Shi, X. Fu, X. Zhang, C. Tian, Z. Xu, J. Yang, and J. Li, \u201cA side-channel analysis resistant reconfigurable cryptographic coprocessor supporting multiple block cipher algorithms,\u201d Proc. 51st ACM\/EDAC\/IEEE Design Autom. Conf. (DAC), DAC '14, New York, NY, USA, pp.176:1-176:6, ACM, 2014. 10.1145\/2593069.2593077","DOI":"10.1109\/DAC.2014.6881503"},{"key":"14","unstructured":"[14] K. Tiri and I. Verbauwhede, \u201cA VLSI design flow for secure side-channel attack resistant ICs,\u201d Proc. Design Automation and Test Eur. Conf. (DATE), pp.58-63 vol.3, March 2005. 10.1109\/DATE.2005.44"},{"key":"15","unstructured":"[15] K. Tiri and I. Verbauwhede, \u201cA logic level design methodology for a secure DPA resistant ASIC or FPGA implementation,\u201d Proc. Design and Test in Europe Conf.(DATE), pp.246-251 vol.1, Feb. 2004. 10.1109\/DATE.2004.1268856"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[17] D. Mesquita, B. Badrignans, L. Torres, G. Sassatelli, M. Robert, and F. Moraes, \u201cA cryptographic coarse grain reconfigurable architecture robust against DPA,\u201d Proc. 21st Int. Parallel and Distributed Processing Symp.(IPDPS 2007), pp.1-8, March 2007. 10.1109\/IPDPS.2007.370380","DOI":"10.1109\/IPDPS.2007.370380"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[18] M. St\u00f6ttinger, S. Malipatlolla, and Q. Tian, \u201cSurvey of methods to improve side-channel resistance on partial reconfigurable platforms,\u201d Design Methodologies for Secure Embedded Systems, ed. A. Biedermann and H.G. Molter, Berlin, Heidelberg, pp.63-84, Springer, Berlin, Heidelberg, 2011. 10.1007\/978-3-642-16767-6_4","DOI":"10.1007\/978-3-642-16767-6_4"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[19] W. Shan, X. Fu, and Z. Xu, \u201cA secure reconfigurable crypto ic with countermeasures against SPA, DPA, and EMA,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.34, no.7, pp.1201-1205, July 2015. 10.1109\/TCAD.2015.2419621","DOI":"10.1109\/TCAD.2015.2419621"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[20] N. Veyrat-Charvillon, M. Medwed, S. Kerckhof, and F.X. Standaert, \u201cShuffling against side-channel attacks: A comprehensive study with cautionary note,\u201d ASIACRYPT 2012, pp.740-757, Springer, 2012. 10.1007\/978-3-642-34961-4_44","DOI":"10.1007\/978-3-642-34961-4_44"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[21] A. Moradi, O. Mischke, and C. Paar, \u201cPractical evaluation of DPA countermeasures on reconfigurable hardware,\u201d HOST 2011, pp.154-160, IEEE, 2011. 10.1109\/HST.2011.5955014","DOI":"10.1109\/HST.2011.5955014"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[22] S. Chen, W. Ge, J. Yang, B. Liu, and J. Yang, \u201cA power analysis attack countermeasure based on random execution,\u201d IEEE TrustCom, pp.1474-1479, IEEE, 2018. 10.1109\/TrustCom\/BigDataSE.2018.00206","DOI":"10.1109\/TrustCom\/BigDataSE.2018.00206"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[24] D.D. Hwang, K. Tiri, A. Hodjat, B.C. Lai, S. Yang, P. Schaumont, and I. Verbauwhede, \u201cAES-based security coprocessor IC in 0.18-\u00b5m CMOS with resistance to differential power analysis side-channel attacks,\u201d JSSC, vol.41, no.4, pp.781-792, 2006. 10.1109\/JSSC.2006.870913","DOI":"10.1109\/JSSC.2006.870913"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[25] M. Doulcier-Verdier, J. Dutertre, J. Fournier, J. Rigaud, B. Robisson, and A. Tria, \u201cA side-channel and fault-attack resistant AES circuit working on duplicated complemented values,\u201d ISSCC, pp.274-276, Feb. 2011. 10.1109\/ISSCC.2011.5746316","DOI":"10.1109\/ISSCC.2011.5746316"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[26] C. Tokunaga and D. Blaauw, \u201cSecure AES engine with a local switched-capacitor current equalizer,\u201d IEEE ISSCC Dig. Tech. Papers, pp.64-65, 65a, Feb. 2009. 10.1109\/ISSCC.2009.4977309","DOI":"10.1109\/ISSCC.2009.4977309"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E103.D\/5\/E103.D_2019EDP7308\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,7]],"date-time":"2020-05-07T06:39:17Z","timestamp":1588833557000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E103.D\/5\/E103.D_2019EDP7308\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,1]]},"references-count":24,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2019edp7308","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5,1]]}}}