{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T23:36:36Z","timestamp":1771025796469,"version":"3.50.1"},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2020,7,1]]},"DOI":"10.1587\/transinf.2019icl0003","type":"journal-article","created":{"date-parts":[[2020,6,30]],"date-time":"2020-06-30T22:14:37Z","timestamp":1593555277000},"page":"1618-1622","source":"Crossref","is-referenced-by-count":8,"title":["Trojan-Net Classification for Gate-Level Hardware Design Utilizing Boundary Net Structures"],"prefix":"10.1587","volume":"E103.D","author":[{"given":"Kento","family":"HASEGAWA","sequence":"first","affiliation":[{"name":"Dept. of Computer Science and Communications Engineering, Waseda University"}]},{"given":"Masao","family":"YANAGISAWA","sequence":"additional","affiliation":[{"name":"Dept. of Computer Science and Communications Engineering, Waseda University"}]},{"given":"Nozomu","family":"TOGAWA","sequence":"additional","affiliation":[{"name":"Dept. of Computer Science and Communications Engineering, Waseda University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] K. Xiao, D. Forte, Y. Jin, R. Karri, S. Bhunia, and M. Tehranipoor, \u201cHardware Trojans: lessons learned after one decade of research,\u201d ACM Trans. Design Automation of Electronic Systems, vol.22, no.1, pp.1-23, 2016. 10.1145\/2906147","DOI":"10.1145\/2906147"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] M. Rostami, F. Koushanfar, and R. Karri, \u201cA primer on hardware security: models, methods, and metrics,\u201d Proc. IEEE, vol.102, no.8, pp.1283-1295, Aug. 2014. 10.1109\/JPROC.2014.2335155","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] S. Bhunia, M.S. Hsiao, M. Banga, and S. Narasimhan, \u201cHardware Trojan attacks: threat analysis and countermeasures,\u201d Proc. IEEE, vol.102, no.8, pp.1229-1247, Aug. 2014. 10.1109\/JPROC.2014.2334493","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M. Oya, Y. Shi, M. Yanagisawa, and N. Togawa, \u201cA score-based classification method for identifying hardware-trojans at gate-level netlists,\u201d Proc. Design, Automation and Test in Europe (DATE), pp.465-470, 2015. 10.7873\/DATE.2015.0352","DOI":"10.7873\/DATE.2015.0352"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] R. Elnaggar and K. Chakrabarty, \u201cMachine learning for hardware security: opportunities and risks,\u201d J. Electronic Testing, vol.34, no.2, pp.183-201, 2018. 10.1007\/s10836-018-5726-9","DOI":"10.1007\/s10836-018-5726-9"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] K. Hasegawa, M. Yanagisawa, and N. Togawa, \u201cA hardware-Trojan classification method using machine learning at gate-level netlists based on Trojan features,\u201d IEICE Trans. Fundamentals of Electronics, Communications and Computer Sciences, vol.E100-A, no.7, pp.1427-1438, 2017. 10.1587\/transfun.E100.A.1427","DOI":"10.1587\/transfun.E100.A.1427"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] K. Hasegawa, M. Yanagisawa, and N. Togawa, \u201cTrojan-feature extraction at gate-level netlists and its application to hardware-Trojan detection using random forest classifier,\u201d Proc. International Symposium on Circuits and Systems, pp.2154-2157, 2017. 10.1109\/ISCAS.2017.8050827","DOI":"10.1109\/ISCAS.2017.8050827"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] K. Hasegawa, M. Yanagisawa, and N. Togawa, \u201cA hardware-Trojan classification method utilizing boundary net structures,\u201d IEEE Int. Conf. Consum. Electron. (ICCE), pp.103-106, 2018. 10.1109\/ICCE.2018.8326247","DOI":"10.1109\/ICCE.2018.8326247"},{"key":"9","unstructured":"[9] \u201cTrust-HUB.\u201d http:\/\/www.trust-hub.org"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. Takamaeda-Yamazaki, \u201cPyverilog: a python-based hardware design processing toolkit for Verilog HDL,\u201d Proc. International Symposium on Applied Reconfigurable Computing, pp.451-460, 2015. 10.1007\/978-3-319-16214-0_42","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] K. Nozawa, K. Hasegawa, S. Hidano, S. Kiyomoto, K. Hashimoto, and N. Togawa, \u201cAdversarial examples for hardware-Trojan detection at gate-Level netlists,\u201d Proc. International Workshop on Attacks and Defenses for Internet-of-Things (ADIoT), pp.1-18, 2019. 10.1007\/978-3-030-42048-2_22","DOI":"10.1007\/978-3-030-42048-2_22"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E103.D\/7\/E103.D_2019ICL0003\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,4]],"date-time":"2020-07-04T03:23:59Z","timestamp":1593833039000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E103.D\/7\/E103.D_2019ICL0003\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,1]]},"references-count":11,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2019icl0003","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,7,1]]}}}