{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T23:09:04Z","timestamp":1695683344962},"reference-count":25,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. &amp; Syst."],"published-print":{"date-parts":[[2019,12,1]]},"DOI":"10.1587\/transinf.2019pap0018","type":"journal-article","created":{"date-parts":[[2019,12,2]],"date-time":"2019-12-02T11:58:30Z","timestamp":1575287910000},"page":"2377-2388","source":"Crossref","is-referenced-by-count":4,"title":["A Software-based NVM Emulator Supporting Read\/Write Asymmetric Latencies"],"prefix":"10.1587","volume":"E102.D","author":[{"given":"Atsushi","family":"KOSHIBA","sequence":"first","affiliation":[{"name":"Processor Research Team, RIKEN Center for Computational Science"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"HIROFUCHI","sequence":"additional","affiliation":[{"name":"National Institute of Advanced Industrial Science and Technology (AIST)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryousei","family":"TAKANO","sequence":"additional","affiliation":[{"name":"National Institute of Advanced Industrial Science and Technology (AIST)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitaro","family":"NAMIKI","sequence":"additional","affiliation":[{"name":"Tokyo University of Agriculture and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Liu, B. Jaiyen, R. Veras, and O. Mutlu, \u201cRaidr: Retention-aware intelligent dram refresh,\u201d Proc. 39th Annual International Symposium on Computer Architecture, ISCA &apos;12, Washington, DC, USA, pp.1-12, IEEE Computer Society, 2012. 10.1109\/isca.2012.6237001","DOI":"10.1109\/ISCA.2012.6237001"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] C. Lefurgy, K. Rajamani, F. Rawson, W. Felter, M. Kistler, and T.W. Keller, \u201cEnergy management for commercial servers,\u201d Computer, vol.36, no.12, pp.39-48, Dec. 2003. 10.1109\/mc.2003.1250880","DOI":"10.1109\/MC.2003.1250880"},{"key":"3","unstructured":"[3] ITRS, \u201cInternational technology roadmap for semiconductors 2013 edition.\u201d http:\/\/www.semiconductors.org\/clientuploads\/Research_Technology\/ITRS\/2013\/2013PIDS.pdf, 2013."},{"key":"4","unstructured":"[4] Intel, \u201cIntel\u00ae optane<sup>TM<\/sup>ssd dc p4800x series.\u201d http:\/\/www.intel.com\/content\/www\/us\/en\/solid-state-drives\/optane-solid-state-drives-dc-p4800x-series.html, 2017."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A. Koshiba, T. Hirofuchi, S. Akiyama, R. Takano, and M. Namiki, \u201cTowards write-back aware software emulator for non-volatile memory,\u201d 2017 IEEE 6th Non-Volatile Memory Systems and Applications Symposium (NVMSA), pp.1-6, Aug. 2017. 10.1109\/nvmsa.2017.8064479","DOI":"10.1109\/NVMSA.2017.8064479"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] G.W. Burr, M.J. Breitwisch, M. Franceschini, D. Garetto, K. Gopalakrishnan, B. Jackson, B. Kurdi, C. Lam, L.A. Lastras, A. Padilla, B. Rajendran, S. Raoux, and R.S. Shenoy, \u201cPhase change memory technology,\u201d Journal of Vacuum Science &amp; Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena, vol.28, no.2, pp.223-262, 2010. 10.1116\/1.3301579","DOI":"10.1116\/1.3301579"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] M. Giardino, K. Doshi, and B. Ferri, \u201cSoft2lm: Application guided heterogeneous memory management,\u201d 2016 IEEE International Conference on Networking, Architecture and Storage (NAS), pp.1-10, Aug. 2016. 10.1109\/nas.2016.7549421","DOI":"10.1109\/NAS.2016.7549421"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S.R. Dulloor, S. Kumar, A. Keshavamurthy, P. Lantz, D. Reddy, R. Sankaran, and J. Jackson, \u201cSystem software for persistent memory,\u201d Proc. Ninth European Conference on Computer Systems, EuroSys &apos;14, New York, NY, USA, pp.15:1-15:15, ACM, 2014. 10.1145\/2592798.2592814","DOI":"10.1145\/2592798.2592814"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Condit, E.B. Nightingale, C. Frost, E. Ipek, B. Lee, D. Burger, and D. Coetzee, \u201cBetter i\/o through byte-addressable, persistent memory,\u201d Proc. ACM SIGOPS 22Nd Symposium on Operating Systems Principles, SOSP &apos;09, New York, NY, USA, pp.133-146, ACM, 2009. 10.1145\/1629575.1629589","DOI":"10.1145\/1629575.1629589"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] M. Poremba and Y. Xie, \u201cNvmain: An architectural-level main memory simulator for emerging non-volatile memories,\u201d 2012 IEEE Computer Society Annual Symposium on VLSI, pp.392-397, Aug. 2012. 10.1109\/isvlsi.2012.82","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] S. Bock, B.R. Childers, R. Melhem, and D. Mosse, \u201cHmmsim: a simulator for hardware-software co-design of hybrid main memory,\u201d 2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA), pp.1-6, Aug. 2015. 10.1109\/nvmsa.2015.7304374","DOI":"10.1109\/NVMSA.2015.7304374"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] H. Volos, G. Magalhaes, L. Cherkasova, and J. Li, \u201cQuartz: A lightweight performance emulator for persistent memory software,\u201d Proc. 16th Annual Middleware Conference, Middleware &apos;15, New York, NY, USA, pp.37-49, ACM, 2015. 10.1145\/2814576.2814806","DOI":"10.1145\/2814576.2814806"},{"key":"13","unstructured":"[13] Intel, \u201cIntel 64 and ia-32 architectures optimization reference manual.\u201d http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-optimization-manual.pdf."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] X. Dong, C. Xu, Y. Xie, and N.P. Jouppi, \u201cNvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.31, no.7, pp.994-1007, July 2012. 10.1109\/tcad.2012.2185930","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] N. Binkert, B. Beckmann, G. Black, S.K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D.R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M.D. Hill, and D.A. Wood, \u201cThe gem5 simulator,\u201d SIGARCH Comput. Archit. News, vol.39, no.2, pp.1-7, Aug. 2011. 10.1145\/2024716.2024718","DOI":"10.1145\/2024716.2024718"},{"key":"16","unstructured":"[16] Intel, \u201cIntel xeon processor e5 v3 family uncore performance monitoring.\u201d https:\/\/www.intel.com\/content\/www\/us\/en\/processors\/xeon\/xeon-e5-v3-uncore-performance-monitoring.html."},{"key":"17","unstructured":"[17] Intel, \u201cIntel 64 and ia-32 architectures software developer&apos;s manual.\u201d http:\/\/www.intel.in\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-software-developer-manual-325462.pdf."},{"key":"18","unstructured":"[18] V. Viswanathan, \u201cIntel memory latency checker.\u201d https:\/\/software.intel.com\/en-us\/articles\/intelr-memory-latency-checker."},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] P. Rosenfeld, E. Cooper-Balis, and B. Jacob, \u201cDramsim2: A cycle accurate memory system simulator,\u201d IEEE Computer Architecture Letters, vol.10, no.1, pp.16-19, Jan. 2011. 10.1109\/l-ca.2011.4","DOI":"10.1109\/L-CA.2011.4"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] A. Patel, F. Afram, S. Chen, and K. Ghose, \u201cMarss: A full system simulator for multicore x86 cpus,\u201d Proc. 48th Design Automation Conference, DAC &apos;11, New York, NY, USA, pp.1050-1055, ACM, 2011. 10.1145\/2024724.2024954","DOI":"10.1145\/2024724.2024954"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] T. Lee, D. Kim, H. Park, S. Yoo, and S. Lee, \u201cFpga-based prototyping systems for emerging memory technologies,\u201d 2014 25nd IEEE International Symposium on Rapid System Prototyping, pp.115-120, Oct. 2014. 10.1109\/rsp.2014.6966901","DOI":"10.1109\/RSP.2014.6966901"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] G. Zhu, K. Lu, X. Wang, and Y. Dong, \u201cBuilding emulation framework for non-volatile memory,\u201d 2017 IEEE 37th International Conference on Distributed Computing Systems Workshops (ICDCSW), pp.330-333, June 2017. 10.1109\/icdcsw.2017.12","DOI":"10.1109\/ICDCSW.2017.12"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] D. Sengupta, Q. Wang, H. Volos, L. Cherkasova, J. Li, G. Magalhaes, and K. Schwan, \u201cA framework for emulating non-volatile memory systemswith different performance characteristics,\u201d Proc. 6th ACM\/SPEC International Conference on Performance Engineering, ICPE &apos;15, New York, NY, USA, pp.317-320, ACM, 2015. 10.1145\/2668930.2695529","DOI":"10.1145\/2668930.2695529"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] V. Spiliopoulos, S. Kaxiras, and G. Keramidas, \u201cGreen governors: A framework for continuously adaptive dvfs,\u201d 2011 International Green Computing Conference and Workshops, pp.1-8, July 2011. 10.1109\/igcc.2011.6008552","DOI":"10.1109\/IGCC.2011.6008552"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Z. Duan, H. Liu, X. Liao, and H. Jin, \u201cHme: A lightweight emulator for hybrid memory,\u201d 2018 Design, Automation Test in Europe Conference Exhibition (DATE), pp.1375-1380, March 2018. 10.23919\/date.2018.8342227","DOI":"10.23919\/DATE.2018.8342227"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E102.D\/12\/E102.D_2019PAP0018\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,12,6]],"date-time":"2019-12-06T22:32:20Z","timestamp":1575671540000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E102.D\/12\/E102.D_2019PAP0018\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12,1]]},"references-count":25,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2019pap0018","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,12,1]]}}}