{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,12]],"date-time":"2024-08-12T23:40:07Z","timestamp":1723506007098},"reference-count":8,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2020,9,1]]},"DOI":"10.1587\/transinf.2020edl8007","type":"journal-article","created":{"date-parts":[[2020,8,31]],"date-time":"2020-08-31T22:14:37Z","timestamp":1598912077000},"page":"2023-2026","source":"Crossref","is-referenced-by-count":0,"title":["Neural Networks Probability-Based PWL Sigmoid Function Approximation"],"prefix":"10.1587","volume":"E103.D","author":[{"given":"Vantruong","family":"NGUYEN","sequence":"first","affiliation":[{"name":"School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jueping","family":"CAI","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linyu","family":"WEI","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"CHU","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Z. Hajduk, \u201cHardware implementation of hyperbolic tangent and sigmoid activation function,\u201d Bulletin of the Polish Academy of Sciences, Technical Sciences, vol.66, no.5, pp.563-577, 2018.","DOI":"10.24425\/bpas.2018.124272"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] I. Campo, R. Finker, J. Echanobe, and K. Basterretxea, \u201cControlled accuracy approximation of sigmoid function for efficient FPGA-based implementation of artificial neurons,\u201d Electronics Letters, vol.49, no.25, pp.1598-1600, 2013. 10.1049\/el.2013.3098","DOI":"10.1049\/el.2013.3098"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] A.W. Savich, M. Moussa, and S. Areibi, \u201cThe impact of arithmetic representation on implementing MLP-BP on FPGAs: A Study,\u201d IEEE Trans. Neural Netw., vol.18, no.1, pp.240-252, 2007. 10.1109\/tnn.2006.883002","DOI":"10.1109\/TNN.2006.883002"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] T. Sasao, S. Nagayama, and J.T. Butler, \u201cNumerical Function Generators Using LUT Cascades,\u201d IEEE Trans. Comput., vol.56, no.6, pp.826-838, 2007. 10.1109\/tc.2007.1033","DOI":"10.1109\/TC.2007.1033"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] S. Gomar, M. Mirhassani, and M. Ahmadi, \u201cPrecise digital implementations of hyperbolic tanh and sigmoid function,\u201d 2016 50th Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, pp.1586-1589, 2016. 10.1109\/acssc.2016.7869646","DOI":"10.1109\/ACSSC.2016.7869646"},{"key":"6","unstructured":"[6] S. Ngah and R.A. Bakar, \u201cSigmoid function implementation using the unequal segmentation of differential lookup table and second order nonlinear function,\u201d Journal of Telecommunication, Electronic and Computer Engineering, vol.9, no.2, pp.103-108, 2017."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] S. Mitra and P. Chattopadhyay, \u201cChallenges in implementation of ANN in embedded system,\u201d 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), Chennai, India, pp.1794-1798, March 2016. 10.1109\/iceeot.2016.7754996","DOI":"10.1109\/ICEEOT.2016.7754996"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] B. Zamanlooy and M. Mirhassani, \u201cAn analog cvns-based sigmoid neuron for precise neurochips,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.25, no.3, pp.894-906, March 2017. 10.1109\/tvlsi.2016.2615306","DOI":"10.1109\/TVLSI.2016.2615306"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E103.D\/9\/E103.D_2020EDL8007\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,12]],"date-time":"2024-08-12T22:36:54Z","timestamp":1723502214000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E103.D\/9\/E103.D_2020EDL8007\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,1]]},"references-count":8,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2020edl8007","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2020,9,1]]}}}