{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,18]],"date-time":"2024-08-18T09:10:13Z","timestamp":1723972213229},"reference-count":24,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2020,12,1]]},"DOI":"10.1587\/transinf.2020edp7035","type":"journal-article","created":{"date-parts":[[2020,11,30]],"date-time":"2020-11-30T22:19:40Z","timestamp":1606774780000},"page":"2590-2599","source":"Crossref","is-referenced-by-count":0,"title":["RPC: An Approach for Reducing Compulsory Misses in Packet Processing Cache"],"prefix":"10.1587","volume":"E103.D","author":[{"given":"Hayato","family":"YAMAKI","sequence":"first","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroaki","family":"NISHI","sequence":"additional","affiliation":[{"name":"Department of System Design Engineering, Keio University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinobu","family":"MIWA","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"HONDA","sequence":"additional","affiliation":[{"name":"Department of Computer and Network Engineering, The University of Electro-Communications"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] The Ministry in Japan, \u201cTabulation and estimation of internet traffic in japan.\u201d http:\/\/www.soumu.go.jp\/main_content\/000604136.pdf. (Accessed on 1\/20\/2020)."},{"key":"2","unstructured":"[2] METI, \u201cGreen it initiative in japan.\u201d http:\/\/www.meti.go.jp\/english\/policy\/GreenITInitiativeInJapan.pdf. (Accessed on 1\/20\/2020)."},{"key":"3","unstructured":"[3] Cisco Systems, Inc., \u201cCisco visual networking index: Forecast and trends, 2017-2022 white paper.\u201d http:\/\/www.cisco.com\/c\/en\/us\/solutions\/collateral\/service-provider\/visual-net-working-index-vni\/white-paper-c11-741490.html. (Accessed on 1\/20\/2020)."},{"key":"4","unstructured":"[4] J. Fan, C. Hu, K. He, J. Jiang, and B. Liuy, \u201cReducing power of traffic manager in routers via dynamic on\/off-chip scheduling,\u201d Proc. 31st Annual IEEE International Conf. Computer Communications (IEEE INFOCOM 2012), pp.1925-1933, March 2012. 10.1109\/infcom.2012.6195569"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] X. Zheng and X. Wang, \u201cComparative study of power consumption of a netfpga-based forwarding node in publish-subscribe internet routing,\u201d Computer Communications, vol.44, pp.36-43, 2014. 10.1016\/j.comcom.2014.02.015","DOI":"10.1016\/j.comcom.2014.02.015"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] B. Agrawal and T. Sherwood, \u201cTernary cam power and delay model: Extensions and uses,\u201d IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol.16, no.5, pp.554-564, May 2008. 10.1109\/tvlsi.2008.917538","DOI":"10.1109\/TVLSI.2008.917538"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] M. Nawa, K. Okuda, S. Ata, Y. Kuroda, Y. Yano, H. Iwamoto, K. Inoue, and I. Oka, \u201cEnergy-efficient high-speed search engine using a multi-dimensional tcam architecture with parallel pipelined subdivided structure,\u201d Proc. 13th IEEE Annual Consumer Communications Networking Conference (CCNC 2013), pp.309-314, Jan. 2016. 10.1109\/ccnc.2016.7444794","DOI":"10.1109\/CCNC.2016.7444794"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Gamage and A. Pasqual, \u201cHigh performance parallel packet classification architecture with popular rule caching,\u201d Proc. 18th IEEE International Conf. Networks (ICON 2012), pp.52-57, 2012. 10.1109\/icon.2012.6506533","DOI":"10.1109\/ICON.2012.6506533"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] G. Chandramohan and G. Ramaswamy, \u201cImproving performance of digest caches in network processors,\u201d Proc. 15th International Conf. High performance computing (HiPC '08), vol.5374, pp.6-17, 2008. 10.1007\/978-3-540-89894-8_5","DOI":"10.1007\/978-3-540-89894-8_5"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] H. Yamaki and H. Nishi, \u201cLine replacement algorithm for l1-scale packet processing cache,\u201d Adjunct Proc. 13th International Conf. Mobile and Ubiquitous Systems: Computing Networking and Services (MOBIQUITOUS2016), pp.12-17, 2016. 10.1145\/3004010.3006379","DOI":"10.1145\/3004010.3006379"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Y.-K. Chang and F.-C. Kuo, \u201cPacket processing with blocking for bursty traffic on multi-thread network processor,\u201d Proc. IEEE International Conf. High Performance Switching and Routing (HPSR 2009), pp.1-6, June 2009. 10.1109\/hpsr.2009.5307419","DOI":"10.1109\/HPSR.2009.5307419"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] S. Ata, M. Murata, and H. Miyahara, \u201cEfficient cache structures of ip routers to provide policy-based services,\u201d Proc. IEEE International Conf. Communications 2001 (ICC 2001), pp.1561-1565, June 2001. 10.1109\/icc.2001.937182","DOI":"10.1109\/ICC.2001.937182"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] G. Liao, H. Yu, and L. Bhuyan, \u201cA new ip lookup cache for high performance ip routers,\u201d Proc. 47th Design Automation Conference (DAC 2010), pp.338-343, 2010. 10.1145\/1837274.1837361","DOI":"10.1145\/1837274.1837361"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] C. Kim, M. Caesar, A. Gerbear, and J. Rexford, \u201cRevisiting route caching: The world should be flat,\u201d Proc. 10th International Conf. Passive and Active Network Measurement (PAM '09), pp.3-12, 2009. 10.1007\/978-3-642-00975-4_1","DOI":"10.1007\/978-3-642-00975-4_1"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] J. Dilley, B. Maggs, J. Parikh, H. Prokop, R. Sitaraman, and B. Weihl, \u201cGlobally distributed content delivery,\u201d IEEE Internet Computing, vol.6, no.5, pp.50-58, Sept. 2002. 10.1109\/mic.2002.1036038","DOI":"10.1109\/MIC.2002.1036038"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] E. Nygren, R.K. Sitaraman, and J. Sun, \u201cThe akamai network: A platform for high-performance internet applications,\u201d SIGOPS Oper. Syst. Rev., vol.44, no.3, pp.2-19, Aug. 2010. 10.1145\/1842733.1842736","DOI":"10.1145\/1842733.1842736"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] K. Tanaka, H. Yamaki, S. Miwa, and H. Honda, \u201cMulti-level packet processing caches,\u201d 2019 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS), pp.1-3, April 2019. 10.1109\/coolchips.2019.8721336","DOI":"10.1109\/CoolChips.2019.8721336"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] WIDE MAWI WorkingGroup, \u201cMawi working group traffic archive.\u201d http:\/\/mawi.wide.ad.jp\/mawi\/. (Accessed on 1\/20\/2020).","DOI":"10.1090\/noti1778"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] H. Yamaki, H. Nishi, S. Miwa, and H. Honda, \u201cData prediction for response flows in packet processing cache,\u201d Proc. 55th Annual Design Automation Conference (DAC 2018), pp.1-6, ACM, 2018. 10.1109\/dac.2018.8465884","DOI":"10.1109\/DAC.2018.8465884"},{"key":"20","unstructured":"[20] H. Yamaki and H. Nishi, \u201cAn improved cache mechanism for a cache-based network processor,\u201d Proc. 2012 International Conf. Parallel and Distributed Processing Techniques and Applications (PDPTA 2012), pp.428-434, 2012."},{"key":"21","unstructured":"[21] RIPE Network Coordination Centre, \u201cRipe ncc internet measurement data repository.\u201d https:\/\/labs.ripe.net\/datarepository. (Accessed on 1\/20\/2020)."},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J. Stine, I. Castellanos, M. Wood, J. Henson, F. Love, W.R. Davis, P.D. Franzon, M. Bucher, S. Basavarajaiah, J. Oh, and R. Jenkal, \u201cFreepdk: An open-source variation-aware design kit,\u201d Proc. IEEE International Conf. Microelectronic Systems Education (MSE '07), pp.173-174, 2007. 10.1109\/mse.2007.44","DOI":"10.1109\/MSE.2007.44"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] N. Muralimanohar, R. Balasubramonian, and N. Jouppi, \u201cOptimizing nuca organizations and wiring alternatives for large caches with cacti 6.0,\u201d Proc. 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 2007), pp.3-14, 2007. 10.1109\/micro.2007.33","DOI":"10.1109\/MICRO.2007.33"},{"key":"24","unstructured":"[24] RENESAS, \u201c20 mbit quad-search content addressable mem.\u201d http:\/\/www.renesas.com\/ja-JP\/doc\/products\/memory\/r10cp00-01eu0100_tcam.pdf. (Accessed on 1\/20\/2020)."}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E103.D\/12\/E103.D_2020EDP7035\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,18]],"date-time":"2024-08-18T08:50:49Z","timestamp":1723971049000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E103.D\/12\/E103.D_2020EDP7035\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,1]]},"references-count":24,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2020edp7035","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2020,12,1]]}}}