{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,14]],"date-time":"2024-09-14T04:29:12Z","timestamp":1726288152600},"reference-count":15,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2021,8,1]]},"DOI":"10.1587\/transinf.2020lop0008","type":"journal-article","created":{"date-parts":[[2021,7,31]],"date-time":"2021-07-31T22:16:41Z","timestamp":1627769801000},"page":"1146-1153","source":"Crossref","is-referenced-by-count":1,"title":["The Fractional-N All Digital Frequency Locked Loop with Robustness for PVT Variation and Its Application for the Microcontroller Unit"],"prefix":"10.1587","volume":"E104.D","author":[{"given":"Ryoichi","family":"MIYAUCHI","sequence":"first","affiliation":[{"name":"Tokyo University of Science"}]},{"given":"Akio","family":"YOSHIDA","sequence":"additional","affiliation":[{"name":"ROHM Co., Ltd."}]},{"given":"Shuya","family":"NAKANO","sequence":"additional","affiliation":[{"name":"University of Miyazaki"}]},{"given":"Hiroki","family":"TAMURA","sequence":"additional","affiliation":[{"name":"University of Miyazaki"}]},{"given":"Koichi","family":"TANNO","sequence":"additional","affiliation":[{"name":"University of Miyazaki"}]},{"given":"Yutaka","family":"FUKUCHI","sequence":"additional","affiliation":[{"name":"Tokyo University of Science"}]},{"given":"Yukio","family":"KAWAMURA","sequence":"additional","affiliation":[{"name":"LAPIS Semiconductor Co., Ltd."}]},{"given":"Yuki","family":"KODAMA","sequence":"additional","affiliation":[{"name":"LAPIS Semiconductor Co., Ltd."}]},{"given":"Yuichi","family":"SEKIYA","sequence":"additional","affiliation":[{"name":"LAPIS Semiconductor Co., Ltd."}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] T. Hanyu, Y. Watanabe, and A. Matsumoto, \u201cAccurate and High-Speed Asynchronous Network-on-Chip Simulation Using Physical Wire-Delay Information,\u201d 2013 IEEE 43rd International Symposium on Multiple-Valued Logic, pp.266-271, May 2013. 10.1109\/ismvl.2013.11","DOI":"10.1109\/ISMVL.2013.11"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] K. Shimabukuro and M. Kameyama, \u201cFine-Grain Pipelined Reconfigurable VLSI Architecture Based on Multiple-Valued Multiplexer Logic,\u201d 2017 IEEE 47th International Symposium on Multiple-Valued Logic, pp.19-24, May 2017. 10.1109\/ismvl.2017.45","DOI":"10.1109\/ISMVL.2017.45"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] T. Waho, \u201cAn Analog-to-Digital Converter Using Delta-Sigma Modulator Network,\u201d 2018 IEEE 48th International Symposium on Multiple-Valued Logic, pp.25-30, May 2018. 10.1109\/ismvl.2018.00013","DOI":"10.1109\/ISMVL.2018.00013"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] H. Suda, M. Natsui, and T. Hanyu, \u201cSystematic Intrusion Detection Technique for an In-vehicle Network Based on Time-Series Feature Extraction,\u201d 2018 IEEE 48th International Symposium on Multiple-Valued Logic, pp.56-61, May 2018. 10.1109\/ismvl.2018.00018","DOI":"10.1109\/ISMVL.2018.00018"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] A. Djemouai, M.A. Sawan, and M. Slamani, \u201cNew frequency-locked loop based on CMOS frequency-to-voltage converter: design and implementation,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol.48, no.5, pp.441-449, May 2001. 10.1109\/82.938354","DOI":"10.1109\/82.938354"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] S. Yuwono, S. Han, G. Yoon, H. Cho, and S. Lee, \u201cDevelopment of low-complexity all-digital frequency locked loop as 500 MHz reference clock generator for field-programmable gate array,\u201d IET Circuits, Devices & Systems, vol.8, no.2, pp.73-81, March 2014. 10.1049\/iet-cds.2013.0175","DOI":"10.1049\/iet-cds.2013.0175"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] B.S. Kirei, C. Farcas, R. Groza, and M.D. Topa, \u201cAn all-digital frequency locked loop and its linearized S-domain model,\u201d 2017 International Symposium Electronics in Marine, pp.91-94, Sept. 2017. 10.23919\/elmar.2017.8124442","DOI":"10.23919\/ELMAR.2017.8124442"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] E. Szopos, I. Saracut, B.S. Kirei, and M.D. Topa, \u201cDiscrete domain modeling of an all-digital frequency locked loop,\u201d 2017 International Semiconductor Conference, pp.247-250, Nov. 2017. 10.1109\/smicnd.2017.8101214","DOI":"10.1109\/SMICND.2017.8101214"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] R.B. Staszewski and P.T. Balsara, \u201cALL-digital frequency synthesizer in deep-submicron CMOS,\u201d John Wiley & Sons, Inc., 2006.","DOI":"10.1002\/0470041951"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. Shashidharan, W. Khalil, S. Chakraborty, S. Kiaei, T. Copani, and B. Bakkaloglu, \u201cA 700uA, 405MHz fractional-N All digital frequency-locked loop for MICS band applications,\u201d 2010 IEEE Radio Frequency Integrated Circuits Symposium, pp.409-412, May2010. 10.1109\/rfic.2010.5477249","DOI":"10.1109\/RFIC.2010.5477249"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] R. Miyauchi, A. Yoshida, S. Nakano, H. Tamura, K. Tanno, Y. Fukuchi, Y. Kawamura, Y. Kodama, and Y. Sekiya, \u201cNovel Fractional-N All Digital Frequency Locked Loop with Robustness for PVT variation,\u201d 2020 IEEE 50th International Symposium on Multiple-Valued Logic, pp.159-163, Nov. 2020. 10.1109\/ismvl49045.2020.00-12","DOI":"10.1109\/ISMVL49045.2020.00-12"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] K. Tsubaki, T. Hirose, N. Kuroki, and M. Numa, \u201cA 32-kHz Real-Time Clock Oscillator with On-Chip PVT Variation Compensation Circuit for Ultra-Low Power MCUs,\u201d IEICE Trans. Electron., vol.E98-C, no.5, pp.446-453, May 2015. 10.1587\/transele.e98.c.446","DOI":"10.1587\/transele.E98.C.446"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] H. Liu, T. Siriburanon, K. Nakata, W. Deng, J.H. Son, D.Y. Lee, K. Okada, and A. Matsuzawa, \u201cA 28-GHz Fractional-N Frequency Synthesizer with Reference and Frequency Doublers for 5G Mobile Communications in 65nm CMOS,\u201d IEICE Trans. Electron., vol.E101-C, no.4, pp.187-196, April 2018. 10.1587\/transele.e101.c.187","DOI":"10.1587\/transele.E101.C.187"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] Z. Xu, A. Firdauzi, M. Miyahara, K. Okada, and A. Matsuzawa, \u201cType-I Digital Ring-Based PLL Using Loop Delay Compensation and ADC-Based Sampling Phase Detector,\u201d IEICE Trans. Electron., vol.E102-C, no.7, pp.520-529, July 2019. 10.1587\/transele.2018ctp0011","DOI":"10.1587\/transele.2018CTP0011"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] G. Zhang, L. Cao, K. Yayama, A. Katsushima, and T. Miki, \u201cA Differential on Chip Oscillator with 1.47-\u03bcs Startup Time and 3.3-ppm\/\u00b0C Temperature Coefficient of Frequency,\u201d IEICE Trans. Fundamentals, vol.E104-A, no.2, pp.499-505, Feb. 2021. 10.1587\/transfun.2020gcp0007","DOI":"10.1587\/transfun.2020GCP0007"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E104.D\/8\/E104.D_2020LOP0008\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,7]],"date-time":"2021-08-07T06:28:57Z","timestamp":1628317737000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E104.D\/8\/E104.D_2020LOP0008\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,1]]},"references-count":15,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2020lop0008","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,8,1]]},"article-number":"2020LOP0008"}}