{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T11:23:33Z","timestamp":1743593013163},"reference-count":45,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2021,8,1]]},"DOI":"10.1587\/transinf.2020lop0010","type":"journal-article","created":{"date-parts":[[2021,7,31]],"date-time":"2021-07-31T22:16:44Z","timestamp":1627769804000},"page":"1111-1120","source":"Crossref","is-referenced-by-count":1,"title":["Nonvolatile Field-Programmable Gate Array Using a Standard-Cell-Based Design Flow"],"prefix":"10.1587","volume":"E104.D","author":[{"given":"Daisuke","family":"SUZUKI","sequence":"first","affiliation":[{"name":"University of Aizu"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"HANYU","sequence":"additional","affiliation":[{"name":"Tohoku University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] W. Shi, J. Cao, Q. Zhang, Y. Li, and L. Xu, \u201cEdge computing: vision and challenges,\u201d IEEE Internet of Things Journal, vol.3, no.5, pp.637-646, Oct. 2016. 10.1109\/jiot.2016.2579198","DOI":"10.1109\/JIOT.2016.2579198"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] N. Abbas, Y. Zhang, A. Taherkordi, and T. Skeie, \u201cMobile edge computing: a survey,\u201d IEEE Internet of Things Journal, vol.5, no.1, pp.450-465, Feb. 2018. 10.1109\/jiot.2017.2750180","DOI":"10.1109\/JIOT.2017.2750180"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] D. Bol, G. de Streel, and D. Flandre, \u201cCan we connect trillions of IoT sensors in a sustainable way? a technology\/circuit perspective (invited),\u201d IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, pp.1-2, Oct. 2015. 10.1109\/s3s.2015.7333500","DOI":"10.1109\/S3S.2015.7333500"},{"key":"4","unstructured":"[4] S. Biookaghazadeh, M. Zhao, and F. Ren, \u201cAre FPGAs suitable for edge computing?,\u201d Proc. USENIX Workshop on Hot Topics in Edge Computing, pp.1-6, July 2018."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A.R. Bucknall, S. Shreejith, and S.A. Fahmy, \u201cNetwork enabled partial reconfiguration for distributed FPGA edge acceleration,\u201d Proc. IEEE Int. Conf. Field-Programmable Technology, pp.259-262, Dec. 2019. 10.1109\/icfpt47387.2019.00042","DOI":"10.1109\/ICFPT47387.2019.00042"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C. Hao, X. Zhang, Y. Li, S. Huang, J. Xiong, K. Rupnow, W.-M. Hwu, and D. Chen, \u201cFPGA\/DNN Co-Design: An efficient design methodology for IoT intelligence on the edge,\u201d Proc. Design Automation Conf., pp.1-6, June 2019. 10.1145\/3316781.3317829","DOI":"10.1145\/3316781.3317829"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] G. Gobieski, B. Lucia, and N. Beckmann, \u201cIntelligence beyond the edge: Inference on intermittent embedded systems,\u201d Proc. Architectural Support for Programming Languages and Operating Systems, pp.199-213, April 2019. 10.1145\/3297858.3304011","DOI":"10.1145\/3297858.3304011"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] H.-Y. Ting, T. Giyahchi, A.A. Sani, and E. Bozorgzadeh, \u201cDynamic sharing in multi-accelerators of neural networks on an FPGA edge device,\u201d IEEE Int. Conf. Application-specific Systems, Architectures and Processor, pp.197-204, July 2020. 10.1109\/asap49362.2020.00040","DOI":"10.1109\/ASAP49362.2020.00040"},{"key":"9","unstructured":"[9] V.A. Ova and R. Saleh, \u201cA \u201csoft++\u201d eFPGA physical design approach with case studies in 180nm and 90nm,\u201d IEEE Computer Society Symp. VLSI, pp.1-6, March 2006. 10.1109\/isvlsi.2006.1"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] C.C. Wang, F.-L. Yuan, T.-H. Yu, and D. Markovic, \u201cA multi-granularity FPGA with hierarchical interconnects for efficient and flexible mobile computing,\u201d ISSCC Dig. Tech. Papers, pp.460-461, Feb. 2014. 10.1109\/isscc.2014.6757513","DOI":"10.1109\/ISSCC.2014.6757513"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] X. Zhang, A. Ramachandran, C. Zhuge, D. He, W. Zuo, Z. Cheng, K. Rupnow, and D. Chen, \u201cMachine learning on FPGAs to face the IoT revolution,\u201d Proc. IEEE\/ACM Int. Conf. Computer-Aided Design, pp.894-901, Dec. 2017. 10.1109\/iccad.2017.8203875","DOI":"10.1109\/ICCAD.2017.8203862"},{"key":"12","unstructured":"[12] J.H. Kim and J.H. Anderson, \u201cSynthesizable FPGa fabrics targetable by the Verilog-to-Routing (VTR) CAD flow,\u201d Proc. IEEE Field-Programmable Logic and Applications, pp.1-4, Sept. 2015. 10.1109\/fpl.2015.7293955"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] J.H. Kim and J.H. Anderson, \u201cSynthesizable standard cell FPGA fabrics targetable by the Verilog-to-Routing CAD flow,\u201d ACM Trans. Reconfigurable Technology and Systems, vol.10, no.2, pp.11:1-11:23, April 2017. 10.1145\/3024063","DOI":"10.1145\/3024063"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] B. Grady and J.H. Anderson, \u201cSynthesizable heterogeneous FPGA fabrics,\u201d Int. Conf. Field-Programmble Tecnology, pp.225-232, Dec. 2018. 10.1109\/fpt.2018.00040","DOI":"10.1109\/FPT.2018.00040"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] B. Grady and J.H. Anderson, \u201cPhysical design considerations for synthesizable standard-cell-based FPGAs,\u201d Int. Symp. Highly-Efficient Accelerators and Reconfigurable Technologies, pp.1-6, June, 2019. 10.1145\/3337801.3337818","DOI":"10.1145\/3337801.3337818"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] X. Tang, E. Giacomin, A. Alacchi, B. Chauviere, and P.-E. Gaillardon, \u201cOpenFPGA: An opensource framework enabling rapid prototyping of customizable FPGAs,\u201d Proc. IEEE Int. Conf. Field-Programmbale Logic and Applications, pp.367-374, Sept. 2019. 10.1109\/fpl.2019.00065","DOI":"10.1109\/FPL.2019.00065"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] F. Renzini, C. Mucci, D. Rossi, E.F. Scarselli, and R. Canegallo, \u201cA fully programmable eFPGA-augmented SoC for smart power applications,\u201d IEEE Trans. Circuits and Systems-1: Regular Papers, vol.67, no.2, pp.489-501, Feb. 2020. 10.1109\/tcsi.2019.2930412","DOI":"10.1109\/TCSI.2019.2930412"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] X. Bai, T. Sakamoto, M. Tada, M. Miyamura, Y. Tsuji, A. Morioka, R. Nebashi, N. Banno, K. Okamoto, N. Iguchi, H. Hada, and T. Sugibayashi, \u201cA low-power Cu atom switch programmable logic fabricated in a 40nm-node CMOS technology,\u201d Symp. VLSI Circuits Dig. Tech. Papers, pp.28-29, 2017. 10.23919\/vlsit.2017.7998188","DOI":"10.23919\/VLSIT.2017.7998188"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] M. Kozuma, Y. Okamoto, T. Nakagawa, T. Aoki, Y. Kurokawa, T. Ikeda, Y. Ieda, N. Yamade, H. Miyairi, M. Ikeda, M. Fujita, and S. Yamazaki, \u201cSubthreshold operation of CAAC-IGZO FPGA by overdriving of programmable routing switch and programmable power switch,\u201d IEEE Trans. VLSI Syst., vol.25, no.1, pp.125-138, Jan. 2017. 10.1109\/tvlsi.2016.2571744","DOI":"10.1109\/TVLSI.2016.2571744"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] D. Suzuki, M. Natsui, A. Mochizuki, S. Miura, H. Honjo, H. Sato, S. Fukami, S. Ikeda, T. Endoh, H. Ohno, and T. Hanyu, \u201cFabrication of a 3000-6-input-LUTs embedded and block-level power-gated nonvolatile FPGA Chip using p-MTJ-based logic-in-memory structure,\u201d Symp. VLSI Circuits Dig. Tech. Papers, pp.172-173, June 2015. 10.1109\/vlsic.2015.7231371","DOI":"10.1109\/VLSIC.2015.7231371"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] M. Natsui, Y. Noguchi, M. Yasuhira, H. Sato, S. Ikeda, H. Ohno, T. Endoh, T. Hanyu, D. Suzuki, A. Tamakoshi, T. Watanabe, H. Honjo, H. Koike, T. Nasuno, Y. Ma, and T. Tanigawa, \u201cA 47.14-\u00b5W 200-MHz MOS\/MTJ-hybrid nonvolatile microcontroller unit embedding STT-MRAM and FPGA for IoT applications,\u201d IEEE J. Solid-State Circuits, vol.54, no.11, pp.2991-3004, Nov. 2019. 10.1109\/jssc.2019.2930910","DOI":"10.1109\/JSSC.2019.2930910"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] N. Sakimura, T. Sugibayashi, R. Nebashi, and N. Kasai, \u201cNonvolatile Magnetic Flip-Flop for Standby-Power-Free SoCs,\u201d IEEE J. Solid-State Circuits, vol.44, no.8, pp.2244-2250, Aug. 2009. 10.1109\/jssc.2009.2023192","DOI":"10.1109\/JSSC.2009.2023192"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] I. Kazi, P. Meinerzhagen, P.-E. Gaillardon, D. Sacchetto, Y. Leblebici, A. Burg, and G. De Micheli, \u201cEnergy\/reliability trade-offs in low-voltage ReRAM-based non-volatile flip-flop design,\u201d IEEE Trans. Circuits and Systems I: Regular Papers, vol.61, no.11, pp.3155-3164, July 2014. 10.1109\/tcsi.2014.2334891","DOI":"10.1109\/TCSI.2014.2334891"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] K. Ali, F. Li, S.Y.H. Lua, and C.-H. Heng, \u201cEnergy- and area-efficient spin-orbit torque nonvolatile flip-flop for power gating architecture,\u201d IEEE Trans. VLSI Syst., vol.26, no.4, pp.630-638, April 2018. 10.1109\/tvlsi.2017.2787664","DOI":"10.1109\/TVLSI.2017.2787664"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] D. Chabi, et al., \u201cUltra low power magnetic flip-flop based on checkpointing\/power gating and self-enable mechanisms,\u201d IEEE Trans. Circuits and Systems \u2014 I: Regular Papers, vol.61, no.6, pp.1755-1765, Jan. 2014. 10.1109\/tcsi.2013.2295026","DOI":"10.1109\/TCSI.2013.2295026"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] Y. Seo, X. Fong, and K. Roy, \u201cFast and disturb-free nonvolatile flip-flop using complementary polarizer MTJ,\u201d IEEE Trans. VLSI Syst. vol.25, no.4, pp.1573-1577, April 2017. 10.1109\/tvlsi.2016.2631981","DOI":"10.1109\/TVLSI.2016.2631981"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] T. Ikezoe, H. Amano, J. Akaike, K. Usami, M. Kudo, K. Hiraga, Y. Shuto, and K. Yagami, \u201cA coarse grained-reconfigurable accelerator with energy efficient MTJ-based non-volatile flip-flops,\u201d Int. Conf. ReConFigurable Computing and FPGAs, pp.1-6, Dec. 2018. 10.1109\/reconfig.2018.8641712","DOI":"10.1109\/RECONFIG.2018.8641712"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] B. Song, S. Cho, S.H. Kang, and S.-O. Jung, \u201cOffset-cancellation sensing-circuit-based nonvolatile flip-flop operating in near-threshold voltage region,\u201d IEEE Trans. Circuits and Systems-I: Regular Papers, vol.66, no.8, pp.2963-2972, Aug. 2019. 10.1109\/tcsi.2019.2913009","DOI":"10.1109\/TCSI.2019.2913009"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] A. Jaiswal, R. Andrawis, and K. Roy, \u201cArea-efficient nonvolatile flip-flop based on spin hall effect,\u201d IEEE Mag. Lett., vol.9, pp.4303304 1-4303304 4, April 2018. 10.1109\/lmag.2018.2829676","DOI":"10.1109\/LMAG.2018.2829676"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] J. Luu, J. Goeders, M. Wainberg, A. Somerville, T. Yu, K. Nasartschuk, M. Nasr, S. Wang, T. Liu, N. Ahmed, K.B. Kent, J. Anderson, J. Rose, and V. Betz, \u201cVTR 7.0: next generation architecture and CAD system for FPGAs,\u201d ACM TRETS, vol.7, no.2, pp.1-30, July 2014. 10.1145\/2617593","DOI":"10.1145\/2617593"},{"key":"31","unstructured":"[32] G. Lemieux, E. Lee, M. Tom, and A. Yu, \u201cDirectional and single-driver wires in FPGA Interconnect,\u201d Int. Conf. Field-Programmable Technology, pp.41-48, Dec. 2004. 10.1109\/fpt.2004.1393249"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[33] S. Ikeda, K. Miura, H. Yamamoto, K. Mizunuma, H.D. Gan, M. Endo, S. Kanai, J. Hayakawa, F. Matsukura, and H. Ohno, \u201cA perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction,\u201d Nature Materials, vol.9, pp.721-724, July 2010. 10.1038\/nmat2804","DOI":"10.1038\/nmat2804"},{"key":"33","doi-asserted-by":"publisher","unstructured":"[34] S. Miura, T.V.A. Nguyen, Y. Endoh, H. Sato, S. Ikeda, K. Nishioka, H. Honjo, and T. Endoh, \u201cInsertion layer thickness dependence of magnetic and electrical properties for double-CoFeB\/MgO-interface magnetic tunnel junctions,\u201d IEEE Trans. Magn., vol.55, no.7, pp.3401004 1-3401004 4, July 2019. 10.1109\/tmag.2019.2901841","DOI":"10.1109\/TMAG.2019.2901841"},{"key":"34","doi-asserted-by":"crossref","unstructured":"[35] K. Nishioka, H. Honjo, S. Ikeda, T. Watanabe, S. Miura, H. Inoue, T. Tanigawa, Y. Noguchi, M. Yasuhira, H. Sato, and T. Endoh, \u201cNovel quad interface MTJ technology and its first demonstration with high thermal stability and switching efficiency for STT-MRAM beyond 2Xnm,\u201d VLSI Technology Dig. Tech. Papers, pp.120-121, June 2020. 10.23919\/vlsit.2019.8776499","DOI":"10.23919\/VLSIT.2019.8776499"},{"key":"35","doi-asserted-by":"publisher","unstructured":"[36] S. Fukami, C. Zhang, S. DuttaGupta, A. Kurenkov, and H. Ohno, \u201cMagnetization switching by spin-orbit torque in an antiferromagnet-ferromagnet bilayer system,\u201d Nature Matt., vol.15, pp.535-541, Feb. 2016. 10.1038\/nmat4566","DOI":"10.1038\/nmat4566"},{"key":"36","doi-asserted-by":"publisher","unstructured":"[37] S. Fukami, T. Anekawa, C. Zhang, and H. Ohno \u201cA spin-orbit torque switching scheme with collinear magnetic easy axis and current configuration,\u201d Nature Nanotech., vol.11, pp.621-625, March 2016. 10.1038\/nnano.2016.29","DOI":"10.1038\/nnano.2016.29"},{"key":"37","doi-asserted-by":"crossref","unstructured":"[38] H. Honjo, T.V.A. Nguyen, T. Watanabe, T. Nasuno, C. Zhang, T. Tanigawa, S. Miura, H. Inoue, M. Niwa, T. Yoshiduka, Y. Noguchi, M. Yasuhira, A. Tamakoshi, M. Natsui, Y. Ma, H. Koike, Y. Takahashi, K. Furuya, H. Shen, S. Fukami, H. Sato, S. Ikeda, T. Hanyu, H. Ohno, and T. Endoh, \u201cFirst demonstration of field-free SOT-MRAM with 0.35 ns write speed and 70 thermal stability under 400 \u00b0C thermal tolerance by canted SOT structure and its advanced patterning\/SOT channel technology,\u201d IEEE Int. Electr. Devices Meeting, pp.657-660, Dec. 2019. 10.1109\/iedm19573.2019.8993443","DOI":"10.1109\/IEDM19573.2019.8993443"},{"key":"38","doi-asserted-by":"crossref","unstructured":"[39] M. Natsui, A. Tamakoshi, H. Honjo, T. Watanabe, T. Nasuno, C. Zhang, T. Tanigawa, H. Inoue, M. Niwa, T. Yoshiduka, Y. Noguchi, M. Yasuhira, Y. Ma, H. Shen, S. Fukami, H. Sato, S. Ikeda, H. Ohno, T. Endoh, and T. Hanyu, \u201cDual-port field-free SOT-MRAM achieving 90-MHz read and 60-MHz write operations under 55-nm CMOS technology and 1.2-V supply voltage,\u201d VLSI Circuits Dig. Tech. Papers, pp.1-2, June 2020. 10.1109\/vlsicircuits18222.2020.9162774","DOI":"10.1109\/VLSICircuits18222.2020.9162774"},{"key":"39","doi-asserted-by":"publisher","unstructured":"[40] D. Suzuki, M. Natsui, T. Endoh, Hideo Ohno, and T. Hanyu, \u201cSix-input lookup table circuit with 62% fewer transistors using nonvolatile logic-in-memory architecture with series\/parallel-connected magnetic tunnel junctions,\u201d J. Appl. Phys., vol.111, no 7, pp.07E318 1-07E318 3, Feb. 2012. 10.1063\/1.3672411","DOI":"10.1063\/1.3672411"},{"key":"40","doi-asserted-by":"publisher","unstructured":"[41] D. Suzuki, Y. Lin, M. Natsui, and T. Hanyu, \u201cA 71%-area-reduced six-input nonvolatile lookup-table circuit using a three-terminal magnetic-tunnel-junction-based single-ended structure,\u201d Jpn. J. Appl. Phys., vol.52, no.4, pp.04CM04-1-04CM04-6, March 2013. 10.7567\/jjap.52.04cm04","DOI":"10.7567\/JJAP.52.04CM04"},{"key":"41","doi-asserted-by":"publisher","unstructured":"[42] D. Suzuki, M. Natsui, S. Ikeda, T. Endoh, H. Ohno, and T. Hanyu, \u201cDesign of a variation-resilient single-ended nonvolatile 6-input lookup table circuit with a redundant-mtj-based active load for smart IoT applications,\u201d IET Electronics Lett., vol.53, no.7, pp.456-458, March 2017. 10.1049\/el.2016.4233","DOI":"10.1049\/el.2016.4233"},{"key":"42","doi-asserted-by":"publisher","unstructured":"[43] D. Suzuki and T. Hanyu, \u201cDesign of a magnetic-tunnel-junction-oriented nonvolatile lookup table circuit with write-operation-minimized data shifting,\u201d Jpn. J. Appl. Phys., vol.57, no.4S, pp.04FE09-1-04FE09-4, March 2018. 10.7567\/jjap.57.04fe09","DOI":"10.7567\/JJAP.57.04FE09"},{"key":"43","doi-asserted-by":"publisher","unstructured":"[44] D. Suzuki and T. Hanyu, \u201cDesign of a highly reliable, high-speed MTJ-based lookup table circuit using fractured logic-in-memory structure,\u201d Jpn. J. Appl. Physics, vol.58, no.SB, pp.SBBB10 1-SBBB10 7, April 2019. 10.7567\/1347-4065\/aafd98","DOI":"10.7567\/1347-4065\/aafd98"},{"key":"44","doi-asserted-by":"crossref","unstructured":"[45] N. Sakimura, R. Nebashi, Y. Tsuji, H. Honjo, T. Sugibayashi, H. Koike, T. Ohsawa, S. Fukami, T. Hanyu, H. Ohno, and T. Endoh, \u201cHigh-speed simulator including accurate MTJ models for spintronics circuit design,\u201d Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), pp.1971-1974, May 2012. 10.1109\/iscas.2012.6271663","DOI":"10.1109\/ISCAS.2012.6271663"},{"key":"45","doi-asserted-by":"publisher","unstructured":"[46] M. Natsui, D. Suzuki, N. Sakimura, R. Nebashi, Y. Tsuji, A. Morioka, T. Sugibayashi, S. Miura, H. Honjo, K. Kinoshita, S. Ikeda, T. Endoh, H. Ohno, and T. Hanyu, \u201cNonvolatile logic-in-memory LSI using cycle-based power gating and its application to motion-vector prediction,\u201d J. Solid-State Circuits, vol.50, no.2, pp.476-489, Feb. 2015. 10.1109\/jssc.2014.2362853","DOI":"10.1109\/JSSC.2014.2362853"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E104.D\/8\/E104.D_2020LOP0010\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,7]],"date-time":"2021-08-07T06:31:41Z","timestamp":1628317901000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E104.D\/8\/E104.D_2020LOP0010\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,1]]},"references-count":45,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2020lop0010","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,8,1]]},"article-number":"2020LOP0010"}}