{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,19]],"date-time":"2025-05-19T12:10:21Z","timestamp":1747656621608},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2021,10,1]]},"DOI":"10.1587\/transinf.2021edp7024","type":"journal-article","created":{"date-parts":[[2021,9,30]],"date-time":"2021-09-30T22:41:58Z","timestamp":1633041718000},"page":"1724-1733","source":"Crossref","is-referenced-by-count":4,"title":["HBDCA: A Toolchain for High-Accuracy BRAM-Defined CNN Accelerator on FPGA with Flexible Structure"],"prefix":"10.1587","volume":"E104.D","author":[{"given":"Zhengjie","family":"LI","sequence":"first","affiliation":[{"name":"School of Microelectronics, Fudan University"}]},{"given":"Jiabao","family":"GAO","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University"}]},{"given":"Jinmei","family":"LAI","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] M.P. V\u00e9stias, R.P. Duarte, J.T. Sousa, and H.C. Neto, \u201cMoving Deep Learning to the Edge,\u201d Algorithms, vol.13, no.5, 2020 (DOI: 10.3390\/a13050125). 10.3390\/a13050125","DOI":"10.3390\/a13050125"},{"key":"2","unstructured":"[2] A.G. Howard, M. Zhu, B. Chen, D. Kalenichenko, W. Wang, T. Weyand, et al., \u201cMobileNets: Efficient convolutional neural networks for mobile vision,\u201d arXiv: 1704.04861, 2017."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M. Sandler, A. Howard, M. Zhu, A. Zhmoginov, and L.-C Chen, \u201cMobileNetV2: Inverted Residuals and Linear Bottlenecks,\u201d CVPR, pp.4510-4520, 2018 (DOI: 10.1109\/CVPR.2018.00474). 10.1109\/cvpr.2018.00474","DOI":"10.1109\/CVPR.2018.00474"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] A. Howard, M. Sandler, B. Chen, W. Wang, L.-C. Chen, M. Tan, G. Chu, V. Vasudevan, Y. Zhu, R. Pang, H. Adam, and Q. Le, \u201cSearching for MobileNetV3,\u201d ICCV, pp.1314-1324, 2019 (DOI: 10.1109\/ICCV.2019.00140). 10.1109\/iccv.2019.00140","DOI":"10.1109\/ICCV.2019.00140"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S. Alyamkin, M. Ardi, A.C. Berg, A. Brighton, B. Chen, Y. Chen, H.-P. Cheng, Z. Fan, C. Feng, B. Fu, K. Gauen, A. Goel, A. Goncharenko, X. Guo, S. Ha, A. Howard, X. Hu, Y. Huang, D. Kang, J. Kim, J.G. Ko, A. Kondratyev, J. Lee, S. Lee, S. Lee, Z. Li, Z. Liang, J. Liu, X. Liu, Y. Lu, Y.-H. Lu, D. Malik, H.H. Nguyen, E. Park, D. Repin, L. Shen, T. Sheng, F. Sun, D. Svitov, G.K. Thiruvathukal, B. Zhang, J. Zhang, X. Zhang, and S. Zhuo, \u201cLow-Power Computer Vision: Status, Challenges, and Opportunities,\u201d IEEE J. ETCAS, vol.9, no.2, pp.411-421, 2019 (DOI: 10.1109\/JETCAS.2019.2911899). 10.1109\/jetcas.2019.2911899","DOI":"10.1109\/JETCAS.2019.2911899"},{"key":"6","unstructured":"[6] R. David, J. Duke, A. Jain, V.J. Reddi, N. Jeffries, J. Li, et al., \u201cTensorFlow Lite Micro: Embedded machine learning on TinyML systems,\u201d arXiv:2010.08678v2, 2020."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] J. Lin, W. Chen, Y. Lin, J. Cohn, C. Gan, S. Han, et al., \u201cMCUNet: Tiny Deep Learning on IoT Devices,\u201d NeurIPS Papers, arXiv:2007.10319v2, 2020.","DOI":"10.1109\/IPCCC50635.2020.9391558"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] M.P. V\u00e9stias, \u201cA Survey of Convolutional Neural Networks on Edge with Reconfigurable Computing,\u201d Algorithms, vol.12, no.8, 2019 (DOI: 10.3390\/a12080154). 10.3390\/a12080154","DOI":"10.3390\/a12080154"},{"key":"9","unstructured":"[9] N. Shaydyuk and E.B. John, \u201cSemi-Streaming Architecture: A New Design Paradigm for CNN Implementation on FPGAs,\u201d arXiv:2006.08759v1, 2020."},{"key":"10","unstructured":"[10] Y. Ma, Y. Cao, S. Vrudhula, and J.-S. Seo, \u201cOptimizing Loop Operation and Dataflow in FPGA Acceleration of Deep Convolutional Neural Networks,\u201d FPGA, pp.45-54, 2017 (DOI: 10.1145\/3020078.3021736). 10.1145\/3020078.3021736"},{"key":"11","unstructured":"[11] J. Qiu, J. Wang, S. Yao, K. Guo, B. Li, E. Zhou, J. Yu, T. Tang, N. Xu, S. Song, Y. Wang, and H. Yang, \u201cGoing Deeper with Embedded FPGA Platform for Convolutional Neural Network,\u201d FPGA, pp.26-35, 2016 (DOI: 10.1145\/2847263.2847265). 10.1145\/2847263.2847265"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] M. Peemen, A.A.A. Setio, B. Mesman, and H. Corporaal, \u201cMemory centric accelerator design for Convolutional Neural Networks,\u201d ICCD, pp.13-19, 2013 (DOI: 10.1109\/ICCD.2013.6657019). 10.1109\/iccd.2013.6657019","DOI":"10.1109\/ICCD.2013.6657019"},{"key":"13","unstructured":"[13] X. Liu, D.H. Kim, C. Wu, and D. Chen, \u201cResource and Data Optimization for Hardware Implementation of Deep Neural Networks Targeting FPGA-based Edge Devices,\u201d SLIP, pp.1-8, 2018 (DOI: 10.1145\/3225209.3225214). 10.1145\/3225209.3225214"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] F. Liang, Y. Yang, G. Zhang, X. Zhang, and B. Wu, \u201cDesign of 16-bit fixed-point CNN coprocessor based on FPGA,\u201d DSP, pp.1-5, 2018 (DOI: 10.1109\/ICDSP.2018.8631564). 10.1109\/icdsp.2018.8631564","DOI":"10.1109\/ICDSP.2018.8631564"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] R. Xiao, J. Shi, and C. Zhang, \u201cFPGA Implementation of CNN for Handwritten Digit Recognition,\u201d ITNEC, pp.1128-1133, 2020 (DOI: 10.1109\/ITNEC48623.2020.9085002). 10.1109\/itnec48623.2020.9085002","DOI":"10.1109\/ITNEC48623.2020.9085002"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] D. Shan and G. Cong, \u201cA CNN Accelerator on FPGA with a Flexible Structure,\u201d ICCIA, pp.211-216, 2020 (DOI: 10.1109\/ICCIA49625.2020.00047). 10.1109\/iccia49625.2020.00047","DOI":"10.1109\/ICCIA49625.2020.00047"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] S. Venieris, A. Kouris, and C. Bouganis, \u201cToolflows for Mapping Convolutional Neural Networks on FPGAs: A Survey and Future Directions,\u201d ACM J. ACM Computing Surveys, vol.51, no.3, pp.1-39, 2018 (DOI: 10.1145\/3186332). 10.1145\/3186332","DOI":"10.1145\/3186332"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] K. Guo, L. Sui, J. Qiu, S. Yao, S. Han, Y. Wang, and H. Yang, \u201cAngel-Eye: A Complete Design Flow for Mapping CNN Onto Embedded FPGA,\u201d TCAD, vol.37, pp.35-47 (DOI: 10.1109\/TCAD.2017.2705069). 10.1109\/TCAD.2017.2705069","DOI":"10.1109\/TCAD.2017.2705069"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] S.T. Venieris and C.-S. Bouganis, \u201cfpgaConvNet: Mapping Regular and Irregular Convolutional Neural Networks on FPGAs,\u201d TNNLS, vol.30, no.2, pp.326-342, 2019 (DOI: 10.1109\/TNNLS.2018. 2844093) 10.1109\/tnnls.2018.2844093","DOI":"10.1109\/TNNLS.2018.2844093"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] C. Zhang, G. Sun, Z. Fang, P. Zhou, P. Pan, and J. Cong, \u201cCaffeine: Towards Uniformed Representation and Acceleration for Deep Convolutional Neural Networks,\u201d TCAD, vol.38, pp.2072-2085, 2019 (DOI: 10.1109\/TCAD.2017.2785257). 10.1109\/TCAD.2017.2785257","DOI":"10.1109\/TCAD.2017.2785257"},{"key":"21","unstructured":"[21] Z. Liu, Y. Dou, J. Jiang, and J. Xu, \u201cAutomatic code generation of convolutional neural networks in FPGA implementation,\u201d FPT, pp.61-68, 2016 (DOI: 10.1109\/FPT.2016.7929190). 10.1109\/fpt.2016.7929190"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] H. Sharma, J. Park, D. Mahajan, E. Amaro, J.K. Kim, C. Shao, A. Mishra, and H. Esmaeilzadeh, \u201cFrom high-level deep neural models to FPGAs,\u201d MICRO, pp.1-12, 2016 (DOI: 10.1109\/ MICRO.2016.7783720). 10.1109\/micro.2016.7783720","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] Y. Ma, N. Suda, Y. Cao, S. Vrudhula, and J.-S. Seo, \u201cALAMO: FPGA acceleration of deep learning algorithms with a modularized RTL compiler,\u201d Integration, vol.62, pp.14-23, 2018 (DOI: 10.1016\/j.vlsi.2017.12.009). 10.1016\/j.vlsi.2017.12.009","DOI":"10.1016\/j.vlsi.2017.12.009"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] Y. Guan, H. Liang, N. Xu, W. Wang, S. Shi, X. Chen, G. Sun, W. Zhang, and J. Cong, \u201cFP-DNN: An automated framework for mapping deep neural networks onto FPGAs with RTL-HLS hybrid templates,\u201d FCCM, pp.152-159, 2017 (DOI: 10.1109\/FCCM.2017.25). 10.1109\/fccm.2017.25","DOI":"10.1109\/FCCM.2017.25"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Y. Yu, T. Zhao, K. Wang, and L. He, \u201cLight-OPU: An FPGA-based Overlay Processor for Lightweight Convolutional Neural Networks,\u201d FPGA, pp.122-132, 2020 (DOI: 10.1145\/3373087. 3375311). 10.1145\/3373087.3375311","DOI":"10.1145\/3373087"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] H. Nakahara, T. Fujii, and S. Sato, \u201cA fully connected layer elimination for a binarized convolutional neural network on an FPGA,\u201d FPL, pp.1-4, 2017 (DOI: 10.23919\/FPL.2017.8056771). 10.23919\/fpl.2017.8056771","DOI":"10.23919\/FPL.2017.8056771"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] S. Liang, S. Yin, L. Liu, W. Luk, and S. Wei, \u201cFP-BNN: Binarized neural network on FPGA,\u201d Neurocomputing, vol.275, pp.1072-1086, 2018 (DOI: 10.1016\/j.neucom.2017.09.046). 10.1016\/j.neucom.2017.09.046","DOI":"10.1016\/j.neucom.2017.09.046"},{"key":"28","unstructured":"[28] R. Krishnamoorthi, \u201cQuantizing deep convolutional networks for efficient inference: A whitepaper,\u201d arXiv:1806.08342v1, 2018."},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] Y. Yu, C. Wu, T. Zhao, K. Wang, and L. He, \u201cOPU: An FPGA-Based overlay processor for convolutional neural networks,\u201d VLSI, vol.28, no.1, pp.35-47, 2020 (DOI: 10.1109\/TVLSI.2019.2939726). 10.1109\/tvlsi.2019.2939726","DOI":"10.1109\/TVLSI.2019.2939726"},{"key":"30","unstructured":"[30] Xilinx: UG953-Vivado Design Suite 7 Series FPGA and Zynq-7000 SoC Libraries Guide, https:\/\/www.xilinx.com\/, 2020."},{"key":"31","unstructured":"[31] Xilinx: UG898-Vivado Design Suite User Guide Embedded Processor Hardware Design, https:\/\/www.xilinx.com\/, 2020."},{"key":"32","unstructured":"[32] Xilinx: UG997-Vivado Design Suite Tutorial Power Analysis and Optimization, https:\/\/www.xilinx.com\/, 2020."}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E104.D\/10\/E104.D_2021EDP7024\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,2]],"date-time":"2021-10-02T07:30:18Z","timestamp":1633159818000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E104.D\/10\/E104.D_2021EDP7024\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,1]]},"references-count":32,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2021edp7024","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,10,1]]},"article-number":"2021EDP7024"}}