{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,15]],"date-time":"2025-11-15T10:28:23Z","timestamp":1763202503740,"version":"build-2065373602"},"reference-count":22,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2021,8,1]]},"DOI":"10.1587\/transinf.2021edp7054","type":"journal-article","created":{"date-parts":[[2021,7,31]],"date-time":"2021-07-31T22:16:52Z","timestamp":1627769812000},"page":"1367-1377","source":"Crossref","is-referenced-by-count":7,"title":["FCA-BNN: Flexible and Configurable Accelerator for Binarized Neural Networks on FPGA"],"prefix":"10.1587","volume":"E104.D","author":[{"given":"Jiabao","family":"GAO","sequence":"first","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}]},{"given":"Yuchen","family":"YAO","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}]},{"given":"Zhengjie","family":"LI","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}]},{"given":"Jinmei","family":"LAI","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] K. Guo, L. Sui, J. Qiu, J. Yu, J. Wang, S. Yao, S. Han, Y. Wang, and H. Yang, \u201cAngel-eye: A complete design flow for mapping cnn onto embedded fpga,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.37, no.1, pp.35-47, 2018. 10.1109\/tcad.2017.2705069","DOI":"10.1109\/TCAD.2017.2705069"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] L. Lu, J. Xie, R. Huang, J. Zhang, W. Lin, and Y. Liang, \u201cAn efficient hardware accelerator for sparse convolutional neural networks on fpgas,\u201d IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM), San Diego, CA, USA, pp.17-25, 2019. 10.1109\/fccm.2019.00013","DOI":"10.1109\/FCCM.2019.00013"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] L. Gong, C. Wang, X. Li, and X. Zhou, \u201cWiderFrame: An automatic customization framework for building cnn accelerators on fpgas: Work-in-progress,\u201d International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS), Shanghai, China, pp.5-7, 2020. 10.1109\/codesisss51650.2020.9244024","DOI":"10.1109\/CODESISSS51650.2020.9244024"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] A. Sohrabizadeh, J. Wang, and J. Cong, \u201cEnd-to-end optimization of deep learning applications,\u201d ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), pp.133-139, 2020. 10.1145\/3373087.3375321","DOI":"10.1145\/3373087.3375321"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] C. Zhu, K. Huang, S. Yang, Z. Zhu, H. Zhang, and H. Shen, \u201cAn efficient hardware accelerator for structured sparse convolutional neural networks on fpgas,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.28, no.9, pp.1953-1965, 2020. 10.1109\/tvlsi.2020.3002779","DOI":"10.1109\/TVLSI.2020.3002779"},{"key":"6","unstructured":"[6] M. Courbariaux, I. Hubara, D. Soudry, R. El-Yaniv, and Y. Bengio, \u201cBinarized neural networks: training deep neural networks with weights and activations constrained to +1 or -1,\u201d arXiv preprint arXiv:1602.02830, 2016."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] T. Geng, A. Li, T. Wang, C. Wu, Y. Li, R. Shi, W. Wu, and M. Herbordt, \u201cO3BNN-R: An out-of-order architecture for high-performance and regularized bnn inference,\u201d IEEE Trans. Parallel Distrib. Syst., vol.32, no.1, pp.199-213, 2021. 10.1109\/tpds.2020.3013637","DOI":"10.1109\/TPDS.2020.3013637"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] T. Geng, T. Wang, C. Wu, C. Yang, S.L. Song, A. Li, and M.Herbordt, \u201cLP-BNN: Ultra-low-latency bnn inference with layer parallelism,\u201d IEEE 30th International Conference on Application-specific Systems, Architectures and Processors (ASAP), New York, NY, USA, pp.9-16, 2019. 10.1109\/asap.2019.00-43","DOI":"10.1109\/ASAP.2019.00-43"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Wang, X. Jin, and W. Wu, \u201cTB-DNN: A thin binarized deep neural network with high accuracy,\u201d 22nd International Conference on Advanced Communication Technology (ICACT), Phoenix Park, Korea (South), pp.419-424, 2020. 10.23919\/icact48636.2020.9061291","DOI":"10.23919\/ICACT48636.2020.9061291"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. Liang, Y. Lin, W. He, L. Zhang, M. Wu, and X. Zhou, \u201cAn energy-efficient bagged binary neural network accelerator,\u201d IEEE 3rd International Conference on Electronics Technology (ICET), Chengdu, China, pp.174-179, 2020. 10.1109\/icet49382.2020.9119704","DOI":"10.1109\/ICET49382.2020.9119704"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] R. Zhao, W. Song, W. Zhang, T. Xing, J.-H. Lin, M. Srivastava, R. Gupta, and Z. Zhang, \u201cAccelerating binarized convolutional neural networks with software-programmable fpgas,\u201d International Symposium on Field-Programmable Gate Arrays (FPGA), ACM, pp.15-24, 2017. 10.1145\/3020078.3021741","DOI":"10.1145\/3020078.3021741"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] P. Guo, H. Ma, R. Chen, P. Li, S. Xie, and D. Wang, \u201cFBNA: A fully binarized neural network accelerator,\u201d IEEE International Conference on Field Programmable Logic and Applications (FPL), pp.51-54, 2018. 10.1109\/fpl.2018.00016","DOI":"10.1109\/FPL.2018.00016"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] N. Fasfous, M.R. Vemparala, A. Frickenstein, and W. Stechele, \u201cOrthrusPE: Runtime reconfigurable processing elements for binary neural networks,\u201d Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, pp.1662-1667, 2020. 10.23919\/date48585.2020.9116308","DOI":"10.23919\/DATE48585.2020.9116308"},{"key":"14","unstructured":"[14] X. Lin, et al., \u201cTowards accurate binary convolutional neural network,\u201d International Conference on Neural Information Processing Systems (NIPS), pp.344-352, 2017."},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] D. Wang, K. Xu, J. Guo, and S. Ghiasi, \u201cDSP-efficient hardware acceleration of convolutional neural network inference on fpgas,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.39, no.12, pp.4867-4880, 2020. 10.1109\/tcad.2020.2968023","DOI":"10.1109\/TCAD.2020.2968023"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Y. Umuroglu, N.J. Fraser, G. Gambardella, M. Blott, P. Leong, M. Jahre, and K. Vissers, \u201cFinn: A framework for fast, scalable binarized neural network inference,\u201d ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), ACM, pp.65-74, 2017. 10.1145\/3020078.3021744","DOI":"10.1145\/3020078.3021744"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S. Liang, S. Yin, L. Liu, W. Luk, and S. Wei, \u201cFP-BNN: binarized neural network on fpga,\u201d ELSEVIER Neurocomputing, pp.1072-1086, 2017.","DOI":"10.1016\/j.neucom.2017.09.046"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] M. Ghasemzadeh, M. Samragh, and F. Koushanfar, \u201cReBNet: Residual binarized neural network,\u201d IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp.57-64, 2018. 10.1109\/fccm.2018.00018","DOI":"10.1109\/FCCM.2018.00018"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] E. Wang, J.J. Davis, P.Y.K. Cheung, and G.A. Constantinides,\u201cLUTNet: Learning fpga configurations for highly efficient neural network inference,\u201d IEEE Trans. Comput., vol.69, no.12, pp.1795-1808, 2020. 10.1109\/tc.2020.2978817","DOI":"10.1109\/TC.2020.2978817"},{"key":"20","unstructured":"[20] S. Muralidharan, K. O'Brien, and C. Lalanne, \u201cA semi-automated tool flow for roofline analysis of opencl kernels on accelerators,\u201d Proc. 1st Intl. Workshop on Heterogeneous High-performance Reconfigurable Computing (H2RC), Austin, TX, USA, 2015."},{"key":"21","unstructured":"[21] A. Krizhevsky, I. Sutskever, and G.E. Hinton, \u201cImageNet classification with deep convolutional neural networks,\u201d International Conference on Neural Information Processing Systems (NIPS), pp.1097-1105, 2012."},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] M.D. Zeiler and R. Fergus, \u201cVisualizing and understanding convolutional networks,\u201d European Conference on Computer Vision (ECCV), 2014.","DOI":"10.1007\/978-3-319-10590-1_53"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E104.D\/8\/E104.D_2021EDP7054\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,7]],"date-time":"2021-08-07T06:35:30Z","timestamp":1628318130000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E104.D\/8\/E104.D_2021EDP7054\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,1]]},"references-count":22,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2021edp7054","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2021,8,1]]},"article-number":"2021EDP7054"}}