{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,17]],"date-time":"2024-05-17T16:58:44Z","timestamp":1715965124192},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. &amp; Syst."],"published-print":{"date-parts":[[2022,6,1]]},"DOI":"10.1587\/transinf.2021edp7201","type":"journal-article","created":{"date-parts":[[2022,5,31]],"date-time":"2022-05-31T22:13:59Z","timestamp":1654035239000},"page":"1150-1163","source":"Crossref","is-referenced-by-count":2,"title":["A Conflict-Aware Capacity Control Mechanism for Deep Cache Hierarchy"],"prefix":"10.1587","volume":"E105.D","author":[{"given":"Jiaheng","family":"LIU","sequence":"first","affiliation":[{"name":"Graduate School of Information Sciences, Tohoku University"}]},{"given":"Ryusuke","family":"EGAWA","sequence":"additional","affiliation":[{"name":"School of Engineering, Tokyo Denki University"}]},{"given":"Hiroyuki","family":"TAKIZAWA","sequence":"additional","affiliation":[{"name":"Cyberscience Center, Tohoku University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] C. Berry, B. Bell, A. Jatkowski, J. Surprise, J. Isakson, O. Geva, B. Deskin, M. Cichanowski, D. Hamid, C. Cavitt, G. Fredeman, A. Saporito, A. Mishra, A. Buyuktosunoglu, T. Webel, P. Lobo, P. Parashurama, R. Bertran, D. Chidambarrao, D. Wolpert, and B. Bruen, \u201cIBM z15: A 12-core 5.2GHz microprocessor,\u201d 2020 IEEE International Solid-State Circuits Conference (ISSCC), pp.54-56, IEEE, 2020. 10.1109\/ISSCC19947.2020.9063030","DOI":"10.1109\/ISSCC19947.2020.9063030"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] S.S. Iyer, \u201cHeterogeneous integration for performance and scaling,\u201d IEEE Trans. Compon. Packaging Manuf. Technol., vol.6, no.7, pp.973-982, 2016. 10.1109\/tcpmt.2015.2511626","DOI":"10.1109\/TCPMT.2015.2511626"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M. Sato, Y. Shoji, Z. Sakai, R. Egawa, and H. Kobayashi, \u201cAn adjacent-line-merging writeback scheme for STT-RAM-based last-level caches,\u201d IEEE Trans. Multi-Scale Comput. Syst., vol.4, no.4, pp.593-604, 2018. 10.1109\/tmscs.2018.2827955","DOI":"10.1109\/TMSCS.2018.2827955"},{"key":"4","unstructured":"[4] T.-J. King, \u201cFinFETs for nanoscale CMOS digital integrated circuits,\u201d ICCAD-2005, IEEE\/ACM International Conference on Computer-Aided Design, pp.207-210, IEEE, 2005. 10.1109\/iccad.2005.1560065"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M. Powell, S.-H. Yang, B. Falsafi, K. Roy, and T.N. Vijaykumar, \u201cGated-V<sub>dd<\/sub>: A circuit technique to reduce leakage in deep-submicron cache memories,\u201d Proc. 2000 International Symposium on Low Power Electronics and Design, pp.90-95, 2000. 10.1145\/344166.344526","DOI":"10.1145\/344166.344526"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] A.N. Bhoj and N.K. Jha, \u201cDesign of ultra-low-leakage logic gates and flip-flops in high-performance FinFET technology,\u201d 2011 12th International Symposium on Quality Electronic Design, pp.1-8, IEEE, 2011. 10.1109\/isqed.2011.5770805","DOI":"10.1109\/ISQED.2011.5770805"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] A. Tang, Y. Yang, C.-Y. Lee, and N.K. Jha, \u201cMcPAT-PVT: Delay and power modeling framework for FinFET processor architectures under PVT variations,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.23, no.9, pp.1616-1627, 2014. 10.1109\/tvlsi.2014.2352354","DOI":"10.1109\/TVLSI.2014.2352354"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] C.-Y. Lee and N.K. Jha, \u201cCACTI-FinFET: An integrated delay and power modeling framework for FinFET-based caches under process variations,\u201d 2011 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp.866-871, ACM, 2011. 10.1145\/2024724.2024918","DOI":"10.1145\/2024724.2024918"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] C. Bienia, S. Kumar, J.P. Singh, and K. Li, \u201cThe PARSEC benchmark suite: Characterization and architectural implications,\u201d Proc. 17th International Conference on Parallel Architectures and Compilation Techniques, pp.72-81, 2008. 10.1145\/1454115.1454128","DOI":"10.1145\/1454115.1454128"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] P. Roy, S.L. Song, S. Krishnamoorthy, and X. Liu, \u201cLightweight detection of cache conflicts,\u201d Proc. 2018 International Symposium on Code Generation and Optimization, pp.200-213, 2018. 10.1145\/3179541.3168819","DOI":"10.1145\/3168819"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] K. Kuan and T. Adegbija, \u201cHALLS: An energy-efficient highly adaptable last level STT-RAM cache for multicore systems,\u201d IEEE Trans. Comput., vol.68, no.11, pp.1623-1634, 2019. 10.1109\/tc.2019.2918153","DOI":"10.1109\/TC.2019.2918153"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] J. Park, J. Lee, and S. Kim, \u201cA way-filtering-based dynamic logical-associative cache architecture for low-energy consumption,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.25, no.3, pp.793-805, 2016. 10.1109\/tvlsi.2016.2603164","DOI":"10.1109\/TVLSI.2016.2603164"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] R. Egawa, R. Saito, M. Sato, and H. Kobayashi, \u201cA layer-adaptable cache hierarchy by a multiple-layer bypass mechanism,\u201d Proc. 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, pp.1-6, 2019. 10.1145\/3337801.3337820","DOI":"10.1145\/3337801.3337820"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] S. Borkar and A.A. Chien, \u201cThe future of microprocessors,\u201d Commun. ACM, vol.54, no.5, pp.67-77, 2011. 10.1145\/1941487.1941507","DOI":"10.1145\/1941487.1941507"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] A. Agarwal, H. Li, and K. Roy, \u201cDRG-cache: A data retention gated-ground cache for low power,\u201d Proc. 2002 Design Automation Conference, pp.473-478, IEEE, 2002. 10.1109\/dac.2002.1012671","DOI":"10.1109\/DAC.2002.1012671"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] K. Flautner, N.S. Kim, S. Martin, D. Blaauw, and T. Mudge, \u201cDrowsy caches: Simple techniques for reducing leakage power,\u201d ACM SIGARCH Computer Architecture News, vol.30, no.2, pp.148-157, 2002. 10.1145\/545214.545232","DOI":"10.1145\/545214.545232"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S. Kaxiras, Z. Hu, and M. Martonosi, \u201cCache decay: Exploiting generational behavior to reduce cache leakage power,\u201d Proc. 28th Annual International Symposium on Computer Architecture, pp.240-251, IEEE, 2001. 10.1109\/isca.2001.937453","DOI":"10.1145\/384285.379268"},{"key":"18","unstructured":"[18] D.H. Albonesi, \u201cSelective cache ways: On-demand cache resource allocation,\u201d MICRO-32, Proc. 32nd Annual ACM\/IEEE International Symposium on Microarchitecture, pp.248-259, IEEE, 1999. 10.1109\/micro.1999.809463"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] H. Kobayashi, I. Kotera, and H. Takizawa, \u201cLocality analysis to control dynamically way-adaptable caches,\u201d MEDEA&apos;04, Proc. 2004 workshop on MEmory performance: DEaling with Applications, systems and architecture, pp.25-32, 2004. 10.1145\/1152922.1101874","DOI":"10.1145\/1152922.1101874"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] M.K. Qureshi and Y.N. Patt, \u201cUtility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches,\u201d 2006 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO&apos;06), pp.423-432, IEEE, 2006. 10.1109\/micro.2006.49","DOI":"10.1109\/MICRO.2006.49"},{"key":"21","unstructured":"[21] S.-H. Yang, M.D. Powell, B. Falsafi, and T.N. Vijaykumar, \u201cExploiting choice in resizable cache design to optimize deep-submicron processor energy-delay,\u201d Proc. Eighth International Symposium on High Performance Computer Architecture, pp.151-161, IEEE, 2002. 10.1109\/hpca.2002.995706"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] S. Mittal and Z. Zhang, \u201cEnCache: A dynamic profiling-based reconfiguration technique for improving cache energy efficiency,\u201d Journal of Circuits, Systems, and Computers, vol.23, no.10, 1450147, 2014. 10.1142\/S0218126614501473","DOI":"10.1142\/S0218126614501473"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] R. Egawa, W. Uno, M. Sato, H. Kobayashi, and J. Tada, \u201cA power-aware LLC control mechanism for the 3D-stacked memory system,\u201d 2016 IEEE International 3D Systems Integration Conference (3DIC), pp.1-4, IEEE, 2016. 10.1109\/3dic.2016.7970034","DOI":"10.1109\/3DIC.2016.7970034"},{"key":"24","unstructured":"[24] K. Beyls and E. D&apos;Hollander, \u201cReuse distance as a metric for cache behavior,\u201d Proc. IASTED Conference on Parallel and Distributed Computing and Systems, pp.350-360, Citeseer, 2001."},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] A. Agarwal, J. Hennessy, and M. Horowitz, \u201cCache performance of operating system and multiprogramming workloads,\u201d ACM Trans. Comput. Syst. (TOCS), vol.6, no.4, pp.393-431, 1988.","DOI":"10.1145\/48012.48037"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] S. Mittal, \u201cA survey of cache bypassing techniques,\u201d Journal of Low Power Electronics and Applications, vol.6, no.2, 5, 2016. 10.3390\/jlpea6020005","DOI":"10.3390\/jlpea6020005"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] S. Li, K. Chen, J.H. Ahn, J.B. Brockman, and N.P. Jouppi, \u201cCACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques,\u201d 2011 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp.694-701, IEEE, 2011. 10.1109\/iccad.2011.6105405","DOI":"10.1109\/ICCAD.2011.6105405"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] J.R. Diamond, D.S. Fussell, and S.W. Keckler, \u201cArbitrary modulus indexing,\u201d 2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture, pp.140-152, IEEE, 2014. 10.1109\/micro.2014.13","DOI":"10.1109\/MICRO.2014.13"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] T.E. Carlson, W. Heirman, and L. Eeckhout, \u201cSniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation,\u201d Proc. 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, pp.1-12, 2011. 10.1145\/2063384.2063454","DOI":"10.1145\/2063384.2063454"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, and A. Gupta, \u201cThe SPLASH-2 programs: Characterization and methodological considerations,\u201d ACM SIGARCH Computer Architecture News, vol.23, no.2, pp.24-36, 1995. 10.1145\/225830.223990","DOI":"10.1145\/225830.223990"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] S. Li, J.H. Ahn, R.D. Strong, J.B. Brockman, D.M. Tullsen, and N.P. Jouppi, \u201cMcPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures,\u201d Proc. 42nd Annual IEEE\/ACM International Symposium on Microarchitecture, pp.469-480, 2009.","DOI":"10.1145\/1669112.1669172"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] X. Chen, C. Xu, R.P. Dick, and Z.M. Mao, \u201cPerformance and power modeling in a multi-programmed multi-core environment,\u201d Proc. 47th Design Automation Conference, pp.813-818, 2010. 10.1145\/1837274.1837479","DOI":"10.1145\/1837274.1837479"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E105.D\/6\/E105.D_2021EDP7201\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,4]],"date-time":"2022-06-04T04:35:17Z","timestamp":1654317317000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E105.D\/6\/E105.D_2021EDP7201\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,1]]},"references-count":32,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2021edp7201","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6,1]]},"article-number":"2021EDP7201"}}