{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T18:38:56Z","timestamp":1781375936384,"version":"3.54.1"},"reference-count":34,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2022,5,1]]},"DOI":"10.1587\/transinf.2021edp7216","type":"journal-article","created":{"date-parts":[[2022,4,30]],"date-time":"2022-04-30T22:17:25Z","timestamp":1651357045000},"page":"996-1009","source":"Crossref","is-referenced-by-count":8,"title":["Evaluation and Test of Production Defects in Hardened Latches"],"prefix":"10.1587","volume":"E105.D","author":[{"given":"Ruijun","family":"MA","sequence":"first","affiliation":[{"name":"Kyushu Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stefan","family":"HOLST","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoqing","family":"WEN","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aibin","family":"YAN","sequence":"additional","affiliation":[{"name":"Anhui University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hui","family":"XU","sequence":"additional","affiliation":[{"name":"Anhui University of Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] H. Cha and J. Patel, \u201cA Logic-Level Model for \u03b1-Particle Hits in CMOS Circuits,\u201d Proc. IEEE Int'l Conf. on Computer Design, pp.538-542, Aug. 1993. DOI: 10.1109\/ICCD.1993.393319 10.1109\/iccd.1993.393319","DOI":"10.1109\/ICCD.1993.393319"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] B. Gill, N. Seifert, and V. Zia, \u201cComparison of Alpha-Particle and Neutron-Induced Combinational and Sequential Logic Error Rates at the 32-nm Technology Node,\u201d Proc. IEEE Int'l Reliab. Phy. Symp., pp.199-205, April 2009. DOI: 10.1109\/IRPS.2009.5173251 10.1109\/irps.2009.5173251","DOI":"10.1109\/IRPS.2009.5173251"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M. Hunger and S. Hellebrand, \u201cThe Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems,\u201d Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Syst., pp.101-108, Oct. 2010. DOI: 10.1109\/DFT.2010.19 10.1109\/dft.2010.19","DOI":"10.1109\/DFT.2010.19"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] A. Yan, Y. Chen, Y. Hu, J. Zhou, T. Ni, J. Cui, P. Girard, and X. Wen, \u201cNovel Speed-and-Power-Optimized SRAM Cell Designs with Enhanced Self-Recoverability from Single- and Double-Node Upsets,\u201d IEEE Trans. Circuits Syst., vol.67, no.12, pp.4684-4695, Dec. 2020. DOI: 10.1109\/TCSI.2020.3018328 10.1109\/tcsi.2020.3018328","DOI":"10.1109\/TCSI.2020.3018328"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] R. Baumann, \u201cSoft Errors in Advanced Computer Systems,\u201d IEEE Des. Test. Comput., vol.22, no.3, pp.258-266, May-June 2005. DOI: 10.1109\/MDT.2005.69 10.1109\/mdt.2005.69","DOI":"10.1109\/MDT.2005.69"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] P. Dodd, M. Shaneyfelt, R. Flores, J. Schwank, T. Hill, D.McMorrow, G. Vizkelethy, S. Swanson, and S. Dalton, \u201cSingle-Event Upsets and Distributions in Radiation Hardened CMOS Flip-Flop Logic Chains,\u201d IEEE Trans. Nucl. Sci., vol.58, no.6, pp.2695-2701, Dec. 2011. DOI: 10.1109\/TNS.2011.2169683 10.1109\/tns.2011.2169683","DOI":"10.1109\/TNS.2011.2169683"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] S. Mitra, N. Seifert, M. Zhang, Q. Shi, and K.S. Kim, \u201cRobust System Design with Built-in Soft-Error Resilience,\u201d IEEE Computer, vol.38, no.2, pp.43-52, Feb. 2005. DOI: 10.1109\/MC.2005.70 10.1109\/mc.2005.70","DOI":"10.1109\/MC.2005.70"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] H. Zhang, H. Jiang, T. Assis, D. Ball, B. Narasimham, A. Anvar, L. Massengill, and B. Bhuva, \u201cAngular Effects of Heavy-Ion Strikes on Single-Event Upset Response of Flip-Flop Designs in 16-nm Bulk FinFET Technology,\u201d IEEE Trans. Nucl. Sci., vol.64, no.1, pp.491-496, Jan. 2017. DOI: 10.1109\/TNS.2016.2637876 10.1109\/tns.2016.2637876","DOI":"10.1109\/TNS.2016.2637876"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] H. Zhang, H. Jiang, T. Assis, N. Mahatme, B. Narasimham, L. Massengill, B. Bhuva, S. Wen, and R. Wong, \u201cEffects of Threshold Voltage Variations on Single-Event Upset Response of Sequential Circuits at Advanced Technology Nodes,\u201d IEEE Trans. Nucl. Sci., vol.64, no.1, pp.457-463, Jan. 2017. DOI: 10.1109\/TNS.2016.2637873 10.1109\/tns.2016.2637873","DOI":"10.1109\/TNS.2016.2637873"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] M. Nicolaidis, R. Perez, and D. Alexandrescu, \u201cLow-Cost Highly-Robust Hardened Cells Using Blocking Feedback Transistors,\u201d Proc. IEEE VLSI Test Symp., pp.371-376, May 2008. DOI: 10.1109\/VTS.2008.15 10.1109\/vts.2008.15","DOI":"10.1109\/VTS.2008.15"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] T. Calin, M. Nicolaidis, and R. Velazco, \u201cUpset Hardened Memory Design for Submicron CMOS Technology,\u201d IEEE Trans. Nucl. Sci., vol.43, no.6, pp.2874-2878, Dec. 1996. DOI: 10.1109\/23.556880 10.1109\/23.556880","DOI":"10.1109\/23.556880"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] M. Omana, D. Rossi, and C. Metra, \u201cLatch Susceptibility to Transient Faults and New Hardening Approach,\u201d IEEE Trans. Comput., vol.56, no.9, pp.1255-1268, Aug. 2007. DOI: 10.1109\/TC.2007.1070 10.1109\/tc.2007.1070","DOI":"10.1109\/TC.2007.1070"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] M. Fazeli, S. Miremadi, A. Ejlali, and A. Patooghy, \u201cLow Energy Single Event Upset \/ Single Event Transient-Tolerant Latch for Deep Submicron Technologies,\u201d IET Comput. Digit. Tech., vol.3, no.3, pp.289-303, May 2009. DOI: 10.1049\/iet-cdt.2008.0099 10.1049\/iet-cdt.2008.0099","DOI":"10.1049\/iet-cdt.2008.0099"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] H. Nan and K. Choi, \u201cHigh Performance, Low Cost, and Robust Soft Error Tolerant Latch Designs for Nanoscale CMOS Technology,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.59, no.7, pp.1445-1457, July 2012. DOI: 10.1109\/TCSI.2011.2177135 10.1109\/tcsi.2011.2177135","DOI":"10.1109\/TCSI.2011.2177135"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] H. Liang, Z. Wang, Z. Huang, and A. Yan, \u201cDesign of a Radiation Hardened Latch for Low-Power Circuits,\u201d Proc. IEEE Asian Test Symp., pp.19-24, Dec. 2014. DOI: 10.1109\/ATS.2014.16 10.1109\/ats.2014.16","DOI":"10.1109\/ATS.2014.16"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] M. Omana, D. Rossi, and C. Metra, \u201cHigh-Performance Robust Latches,\u201d IEEE Trans. Comput., vol.59, no.11, pp.1455-1465, Nov. 2010. DOI: 10.1109\/TC.2010.24 10.1109\/tc.2010.24","DOI":"10.1109\/TC.2010.24"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] J. Furuta, K. Kobayashi, and H. Onodera, \u201cAn Area\/Delay Efficient Dual-Modular Flip-Flop with Higher SEU\/SET Immunity,\u201d IEICE Trans. Electron., vol.E93-C, no.2, pp.340-346, March 2010. DOI:10.1587\/transele.E93.C.340 10.1587\/transele.e93.c.340","DOI":"10.1587\/transele.E93.C.340"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] Y. Lu, F. Lombardi, S. Pontarelli, and M. Ottavi, \u201cDesign and Analysis of Single-Event Tolerant Slave Latches for Enhanced Scan Delay Testing,\u201d IEEE Trans. Device Mater. Rel., vol.14, no.1, pp.333-343, March 2014. DOI: 10.1109\/TDMR.2013.2266543 10.1109\/tdmr.2013.2266543","DOI":"10.1109\/TDMR.2013.2266543"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] Y. Komatsu, Y. Arima, and K. Ishibashi, \u201cSoft Error Hardened Latch Scheme with Forward Body Bias in a 90-nm Technology and Beyond,\u201d IEICE Trans. Electron., vol.E89-C, no.3, pp.384-391, March 2006. DOI: 10.1093\/ietele\/e89-c.3.384 10.1093\/ietele\/e89-c.3.384","DOI":"10.1093\/ietele\/e89-c.3.384"},{"key":"20","unstructured":"[20] L. Wang, C. Wu, and X. Wen, \u201cVLSI Test Principles and Architectures,\u201d Morgan Kaufmann, San Francisco, July 2006. 10.1016\/b978-012370597-6\/50001-9"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] S. Holst, R. Ma, and X. Wen, \u201cThe Impact of Production Defects on the Soft-Error Tolerance of Hardened Latches,\u201d Proc. IEEE Euro. Test Symp., Paper 7A-1, May 2018. DOI: 10.1109\/ETS.2018.8400694 10.1109\/ets.2018.8400694","DOI":"10.1109\/ETS.2018.8400694"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] A. Yan, Y. Hu, J. Cui, Z. Chen, Z. Huang, T. Ni, P. Girard, and X. Wen, \u201cInformation Assurance Through Redundant Design: A Novel TNU Error-Resilient Latch for Harsh Radiation Environment,\u201d IEEE Trans. Comput., vol.69, no.6, pp.789-799, June 2020. DOI: 10.1109\/TC.2020.2966200 10.1109\/tc.2020.2966200","DOI":"10.1109\/TC.2020.2966200"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] A. Jee and F. Ferguson, \u201cCarafe: An Inductive Fault Analysis Tool for CMOS VLSI Circuits,\u201d Proc. IEEE VLSI Test Symp., pp.92-98, April 1993. DOI: 10.1109\/VTEST.1993.313302 10.1109\/vtest.1993.313302","DOI":"10.1109\/VTEST.1993.313302"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] F. Hapke, W. Redemund, J. Schloeffel, R. Krenz-Baath, A. Glowatz, M. Wittke, H. Hashempour, and S. Eichenberger, \u201cDefect-Oriented Cell-Internal Testing,\u201d Proc. IEEE Int'l Test Conf., pp.285-294, Nov. 2010. DOI: 10.1109\/TEST.2010.5699229 10.1109\/test.2010.5699229","DOI":"10.1109\/TEST.2010.5699229"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] V. Sar-Dessai and D. Walker, \u201cResistive Bridge Fault Modeling, Simulation and Test Generation,\u201d Proc. IEEE Int'l Test Conf., pp.596-605, Sept. 1999. DOI: 10.1109\/TEST.1999.805784 10.1109\/test.1999.805784","DOI":"10.1109\/TEST.1999.805784"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] S. Eichenberger, J. Geuzebroek, C. Hora, B. Kruseman, and A.Majhi, \u201cTowards A World Without Test Escapes: the Use of Volume Diagnosis to Improve Test Quality,\u201d Proc. IEEE Int'l Test Conf., Paper 21-1, Oct. 2008. DOI: 10.1109\/TEST.2008.4700604 10.1109\/test.2008.4700604","DOI":"10.1109\/TEST.2008.4700604"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] M. Zhang and N. Shanbhag, \u201cSoft-Error-Rate-Analysis (SERA) Methodology,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.25, no.10, pp.2140-2155, Oct. 2006. DOI: 10.1109\/ ICCAD.2004.1382553","DOI":"10.1109\/TCAD.2005.862738"},{"key":"28","unstructured":"[28] Predictive Technology Model for Spice, [Online]. http:\/\/ptm.asu.edu\/"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] C. Qi, L. Xiao, J. Guo, and T. Wang, \u201cLow Cost and Highly Reliable Radiation Hardened Latch Design in 65 nm CMOS Technology,\u201d Microelectronics Reliab., vol.55, no.6, pp.863-872, May 2015. DOI: 10.1016\/j.microrel.2015.03.014 10.1016\/j.microrel.2015.03.014","DOI":"10.1016\/j.microrel.2015.03.014"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] A. Goel, S. Bhunia, H. Mahmoodi, and K. Roy, \u201cLow-Overhead Design of Soft-Error-Tolerant Scan Flip-Flops with Enhanced-Scan Capability,\u201d Proc. IEEE Asia and South Pacific Design Automation Conf., pp.665-670, Jan. 2006. DOI: 10.1109\/ ASPDAC.2006.1594762 10.1109\/aspdac.2006.1594762","DOI":"10.1145\/1118299.1118456"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] K. Namba, T. Ikeda, and H. Ito, \u201cConstruction of SEU Tolerant Flip-Flops Allowing Enhanced Scan Delay Fault Testing,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.18, no.9, pp.1265-1276, Sept. 2010. DOI: 10.1109\/TVLSI.2009.2022083 10.1109\/tvlsi.2009.2022083","DOI":"10.1109\/TVLSI.2009.2022083"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] T. Heijmen, D. Giot, and P. Roche, \u201cFactors That Impact the Critical Charge of Memory Elements,\u201d Proc. IEEE Int'l On-Line Testing Symp., Paper 3-2, July 2006. DOI: 10.1109\/IOLTS.2006.35 10.1109\/iolts.2006.35","DOI":"10.1109\/IOLTS.2006.35"},{"key":"33","doi-asserted-by":"crossref","unstructured":"[33] R. Ma, S. Holst, X. Wen, A. Yan, and H. Xu, \u201cSTAHL: A Novel Scan-Test-Aware Hardened Latch Design,\u201d Proc. IEEE Euro. Test Symp., Paper 4B-2, May 2019. DOI: 10.1109\/ETS.2019.8791544 10.1109\/ets.2019.8791544","DOI":"10.1109\/ETS.2019.8791544"},{"key":"34","doi-asserted-by":"publisher","unstructured":"[34] R. Helinski and J. Plusquellic, \u201cMeasuring Power Distribution System Resistance Variations,\u201d IEEE Trans. Semicond. Manuf., vol.21, no.3, pp.444-453, Aug. 2008. DOI: 10.1109\/TSM.2008.2001222 10.1109\/tsm.2008.2001222","DOI":"10.1109\/TSM.2008.2001222"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E105.D\/5\/E105.D_2021EDP7216\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,7]],"date-time":"2022-05-07T04:45:49Z","timestamp":1651898749000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E105.D\/5\/E105.D_2021EDP7216\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,1]]},"references-count":34,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2021edp7216","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5,1]]},"article-number":"2021EDP7216"}}