{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T12:51:24Z","timestamp":1648990284088},"reference-count":36,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2021,12,1]]},"DOI":"10.1587\/transinf.2021pap0001","type":"journal-article","created":{"date-parts":[[2021,11,30]],"date-time":"2021-11-30T22:42:58Z","timestamp":1638312178000},"page":"2109-2120","source":"Crossref","is-referenced-by-count":0,"title":["Proposal and Evaluation of IO Concentration-Aware Mechanisms to Improve Efficiency of Hybrid Storage Systems"],"prefix":"10.1587","volume":"E104.D","author":[{"given":"Kazuichi","family":"OE","sequence":"first","affiliation":[{"name":"National Institute of Informatics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"NANRI","sequence":"additional","affiliation":[{"name":"Kyushu University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] \u201cFacebook FLASHCACHE.\u201d https:\/\/github.com\/facebook\/flashcache."},{"key":"2","unstructured":"[2] \u201cFacebook FLACHCACHE with LARC.\u201d https:\/\/github.com\/seth-hg\/flashcache."},{"key":"3","unstructured":"[3] \u201cEMC White Paper, EMC FAST VP for Unified Storage Systems A Detailed Review,\u201d March 2011."},{"key":"4","unstructured":"[4] \u201cFUJITSU Automated Storage Tiering.\u201d http:\/\/storage-system.fujitsu.com\/jp\/products\/diskarray\/feature\/i03\/."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] F. Chen, D. Koufaty, and X. Zhang, \u201cHystor: Making the best use of solid state drives in high performance storage systems,\u201d Proc. ICS, pp.22-32, May 2011. 10.1145\/1995896.1995902","DOI":"10.1145\/1995896.1995902"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] K. Oe, M. Sato, and T. Nanri, \u201cAutomated tiered storage system consisting of memory and flash storage to improve response time with input-output (IO) concentration workloads,\u201d Proc. 5rd International Workshop on Computer Systems and Architectures (CSA'17), Aomori, Japan, Nov. 2017. 10.1109\/CANDAR.2017.25","DOI":"10.1109\/CANDAR.2017.25"},{"key":"7","unstructured":"[7] K. Oe, T. Honda, and M. Kawaba, \u201cSamba workload analysis and consideration for hybrid storage system,\u201d IPSJ SIGOS, Tokyo, Japan (in Japanese), Dec. 2012."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] K. Oe, T. Nanri, and K. Okamura, \u201cAnalysis of storage workloads of input-output access locality and designing of hybrid storage system,\u201d Proc. 5th IIAI International Congress on Advanced Applied Informatics, July 2016. 10.1109\/IIAI-AAI.2016.54","DOI":"10.1109\/IIAI-AAI.2016.54"},{"key":"9","unstructured":"[9] K. Oe, K. Ogihara, and T. Honda, \u201cAnalysis of commercial cloud workload and study on how to apply cache methods,\u201d IEICE CPSY, Kumamoto, Japan (SWoPP 2018), CPSY2018-14, Aug. 2018."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] K. Oe, M. Sato, and T. Nanri, \u201cATSMF: Automated tiered storage with fast memory and slow flash storage to improve response time with concentrated input-output (IO) workloads,\u201d IEICE Trans. Inf. & Syst. vol.E101-D, vol.12, Dec. 2018. 10.1587\/transinf.2018PAP0005","DOI":"10.1587\/transinf.2018PAP0005"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] K. Oe and T. Nanri, \u201cHybrid storage system to achieve efficient use of fast memory area,\u201d The Seventh Int. Symp. Computing and Networking (CANDAR'19), Nagasaki, Japan, Nov. 2019. 10.1109\/CANDAR.2019.00016","DOI":"10.1109\/CANDAR.2019.00016"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] K. Oe, T. Nanri, and K. Okamura, \u201cOn-the-fly automated storage tiering with caching and both proactive and observational migration,\u201d Proc. 3rd International Workshop on Computer Systems and Architectures (CSA'15), Sapporo, Japan, Dec. 2015. 10.1109\/CANDAR.2015.42","DOI":"10.1109\/CANDAR.2015.42"},{"key":"13","unstructured":"[13] K. Oe, S. Iwata, T. Nanri, and K. Okamura, \u201cProposal and evaluation for hybrid storage system which can choose and migrate IO concentration areas to SSD automatically when their duration and number of IO access are long enough to surpass the migration overhead,\u201d IPSJ Trans. Advanced Computing Systems (No.53) (in Japanese), March 2016."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] K. Oe and T. Nanri, \u201cNon-volatile memory driver for applying automated tiered storage with fast memory and slow flash storage,\u201d Proc. 6rd International Workshop on Computer Systems and Architectures (CSA'18), Takayama, Japan, Nov. 2018. 10.1109\/CANDARW.2018.00029","DOI":"10.1109\/CANDARW.2018.00029"},{"key":"15","unstructured":"[15] \u201cDevice mapper.\u201d https:\/\/en.wikipedia.org\/wiki\/Device_mapper."},{"key":"16","unstructured":"[16] K. Oe, K. Ogihara, Y. Noguchi, and T. Ozawa, \u201cProposal for a hierarchical storage system that can move a spike to high-speed storage in real time,\u201d IPSJ Trans. Advanced Computing Systems (No.40) (in Japanese), Oct. 2012."},{"key":"17","unstructured":"[17] \u201cAGIGARAM DDR4 NVDIMM.\u201d http:\/\/www.agigatech.com\/."},{"key":"18","unstructured":"[18] \u201cintel 3D-Xpoint.\u201d https:\/\/en.wikipedia.org\/wiki\/3D_XPoint."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] S.R. Dulloor, A. Roy, Z. Zhao, N. Sundaram, N. Satish, R. Sankaran, J. Jackson, and K. Schwan, \u201cData tiering in heterogeneous memory systems,\u201d Proc. 11th ACM European conference on Computer systems (EuroSys 2016), pp.1-16, April 2016. 10.1145\/2901318.2901344","DOI":"10.1145\/2901318.2901344"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] D. Narayanan, A. Donnelly, and A. Rowstron, \u201cWrite Off-Loading: Practical Power Management for Enterprise Storage,\u201d Proc. 6th USENIX Conf. on File and Storage Tech, Feb. 2008.","DOI":"10.1145\/1416944.1416949"},{"key":"21","unstructured":"[21] \u201cSNIA trace data MSR Cambridge.\u201d http:\/\/iotta.snia.org\/traces\/388."},{"key":"22","unstructured":"[22] K. Oe, S. Iwata, T. Honda, M. Kawaba, and K. Okamura, \u201cOn-the-fly automated storage tiering (OTF-AST),\u201d Proc. The Third Asian Conference on Information Systems-Special Session on Information Storage (ACIS-IS 2014), Nha Trang, Viet Nam, Dec. 2014. 10.13140\/RG.2.1.3098.2645"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] S. Mittal and J.S. Vetter, \u201cA survey of software techniques for using non-volatile memories for storage and main memory systems,\u201d IEEE Trans. Parallel Distrib. Syst., vol.27, no.5, pp.1537-1550, May 2016. 10.1109\/TPDS.2015.2442980","DOI":"10.1109\/TPDS.2015.2442980"},{"key":"24","unstructured":"[24] J. Izraelevitz, J. Yang, L. Zhang, J. Kim, X. Liu, A. Memaripour, Y.J. Soh, Z. Wang, Y. Xu, S.R. Dulloor, J. Zhao, and S. Swanson, \u201cBasic performance measurements of the Intel Optane DC Persistent Memory Module.\u201d https:\/\/arxiv.org\/abs\/1903.05714."},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] A. van Renen, L. Vogel, V. Leis, T. Neumann, and A. Kemper, \u201cPersistent memory I\/O primitives,\u201d Proc. 15th International Workshop on Data Management on New Hardware (DaMoN'19), Amsterdam, Netherlands, July 2019. 10.1145\/3329785.3329930","DOI":"10.1145\/3329785.3329930"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] S. Imamura and E. Yoshida, \u201cThe analysis of inter-process interference on a hybrid memory system,\u201d HPC Asia2020, Jan. 17, 2020, Fukuoka, Japan, Jan. 2020. 10.1145\/3373271.3373272","DOI":"10.1145\/3373271.3373272"},{"key":"27","unstructured":"[27] T. Nanri, K. Oe, E. Yoshida, H. Otsuji, and E. Hayashi, \u201cPreliminary study of message queueing system based on RDMA over non-volatile DIMM,\u201d Academic eXchange for Information Environment and Strategy (AXIES) 2020, Dec. 9, 2020, Japan, Dec. 2020."},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] S. Rajasekaran, S. Duan, W. Zhang, and T. Wood, \u201cMulti-cache: Dynamic, efficient partitioning for multi-tier caches in consolidated VM environments,\u201d Proc. Cloud Engineering (IC2E), 2016 IEEE International Conference, Berlin, Germany, April 2016. 10.1109\/IC2E.2016.10","DOI":"10.1109\/IC2E.2016.10"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] P. Wu, D. Li, Z. Chen, J.S. Vetter, and S. Mittal, \u201cAlgorithm-directed data placement in explicitly managed non-volatile memory,\u201d Proc. 25th ACM Int. Symp. High Performance Parallel and Distributed Computing (HPDC 2016), pp.141-152, May 2016. 10.1145\/2907294.2907321","DOI":"10.1145\/2907294.2907321"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] J. Ou, J. Shu, and Y. Lu, \u201cA high performance file system for non-volatile main memory,\u201d Proc. 11th ACM European conference on Computer systems (EuroSys 2016), April 2016. 10.1145\/2901318.2901324","DOI":"10.1145\/2901318.2901324"},{"key":"31","unstructured":"[31] J. Xu and S. Swanson, \u201cNOVA: A log-structured file system for hybrid volatile\/non-volatile main memories,\u201d Proc. 14th USENIX Conf. on File and Storage Tech (FAST'16), Feb. 2016."},{"key":"32","unstructured":"[32] G. Soundararajan, M. Mihailescu, and C. Amza, \u201cContext-aware prefetching at the storage server,\u201d the 2008 USENIX Annual Technical Conference (ATC 2008), June 2008."},{"key":"33","unstructured":"[33] M. Li, E. Varki, S. Bhatia, and A. Merchant, \u201cTaP: Table-based prefetching for storage caches,\u201d Proc. 6th USENIX Conf. on File and Storage Tech, Feb. 2008."},{"key":"34","doi-asserted-by":"crossref","unstructured":"[34] M.S. Bhaskaran, J. Xu, and S. Swanson, \u201cBankshot: Caching slow storage in fast non-volatile memory,\u201d Interactions of NVM\/Flash with Operating-Systems and Workloads (INFLOW'13), Nov. 2013. 10.1145\/2527792.2527793","DOI":"10.1145\/2527792.2527793"},{"key":"35","unstructured":"[35] \u201cIntel persistent memory block driver.\u201d https:\/\/github.com\/linux-pmbd\/pmbd."},{"key":"36","unstructured":"[36] \u201cPersistent memory programming.\u201d https:\/\/pmem.io."}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E104.D\/12\/E104.D_2021PAP0001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,4]],"date-time":"2021-12-04T03:48:56Z","timestamp":1638589736000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E104.D\/12\/E104.D_2021PAP0001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,1]]},"references-count":36,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2021pap0001","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12,1]]},"article-number":"2021PAP0001"}}