{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T10:25:12Z","timestamp":1771064712700,"version":"3.50.1"},"reference-count":19,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2023,2,1]]},"DOI":"10.1587\/transinf.2022edp7080","type":"journal-article","created":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T22:16:40Z","timestamp":1675203400000},"page":"170-180","source":"Crossref","is-referenced-by-count":1,"title":["A Compression Router for Low-Latency Network-on-Chip"],"prefix":"10.1587","volume":"E106.D","author":[{"given":"Naoya","family":"NIWA","sequence":"first","affiliation":[{"name":"Keio University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshiya","family":"SHIKAMA","sequence":"additional","affiliation":[{"name":"Keio University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideharu","family":"AMANO","sequence":"additional","affiliation":[{"name":"Keio University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michihiro","family":"KOIBUCHI","sequence":"additional","affiliation":[{"name":"National Institute of Informatics"},{"name":"PRESTO JST"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] L.-S. Peh and W.J. Dally, \u201cA Delay Model and Speculative Architecture for Pipelined Routers,\u201d Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA), pp.255-266, Jan. 2001. 10.1109\/hpca.2001.903268","DOI":"10.1109\/HPCA.2001.903268"},{"key":"2","unstructured":"[2] W.D. Dally and B. Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann, 2003."},{"key":"3","unstructured":"[3] A.R. Alameldeen and D.A. Wood, \u201cFrequent pattern compression: A significance-based compression scheme for l2 caches,\u201d Technical Report 1500, Computer Sciences Dept. UW-Madison, April 2004."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] F. Betzel, K. Khatamifard, H. Suresh, D.J. Lilja, J. Sartori, and U. Karpuzcu, \u201cApproximate communication: Techniques for reducing communication bottlenecks in large-scale parallel systems,\u201d ACM Comput. Surv., vol.51, no.1, pp.1:1-1:32, 2018. 10.1145\/3145812","DOI":"10.1145\/3145812"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M.F. Reza and P. Ampadu, \u201cApproximate communication strategies for energy-efficient and high performance noc: Opportunities and challenges,\u201d Great Lakes Symposium on VLSI, GLSVLSI, pp.399-404, 2019. 10.1145\/3299874.3319455","DOI":"10.1145\/3299874.3319455"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] R. Das, A.K. Mishra, C. Nicopoulos, D. Park, V. Narayanan, R. Iyer, M.S. Yousif, and C.R. Das, \u201cPerformance and power optimization through data compression in network-on-chip architectures,\u201d International Symposium on High-Performance Computer Architecture (HPCA-14), pp.215-225, 2008. 10.1109\/hpca.2008.4658641","DOI":"10.1109\/HPCA.2008.4658641"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] Y. He, H. Matsutani, H. Sasaki, and H. Nakamura, \u201cAdaptive data compression on 3d network-on-chips,\u201d IPSJ Online Transactions, vol.5, pp.13-20, 2012. 10.2197\/ipsjtrans.5.13","DOI":"10.2197\/ipsjtrans.5.13"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] N. Niwa, Y. Shikama, H. Amano, and M. Koibuchi, \u201cA case for low-latency network-on-chip using compression routers,\u201d The Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP), 2021. 10.1109\/pdp52278.2021.00029","DOI":"10.1109\/PDP52278.2021.00029"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] B. Dickov, M. Peric\u00e0s, P.M. Carpenter, N. Navarro, and E. Ayguad\u00e9, \u201cAnalyzing performance improvements and energy savings in infiniband architecture using network compression,\u201d IEEE 26th International Symposium on Computer Architecture and High Performance Computing, pp.73-80, 2014. 10.1109\/sbac-pad.2014.27","DOI":"10.1109\/SBAC-PAD.2014.27"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] R. Filgueira, D.E. Singh, A. Calder\u00f3n, and J. Carretero, \u201cCompi: enhancing mpi based applications performance and scalability using run-time compression,\u201d European Parallel Virtual Machine\/Message Passing Interface Users' Group Meeting, vol.5759, pp.207-218, Springer, 2009. 10.1007\/978-3-642-03770-2_27","DOI":"10.1007\/978-3-642-03770-2_27"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] A.R. Alameldeen and D.A. Wood, \u201cAdaptive cache compression for high-performance processors,\u201d International Symposium on Computer Architecture (ISCA), pp.212-223, 2004. 10.1109\/isca.2004.1310776","DOI":"10.1145\/1028176.1006719"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] R. Boyapati, J. Huang, P. Majumder, K.H. Yum, and E.J. Kim,\u201cApprox-noc: A data approximation framework for network-on-chip architectures,\u201d ACM SIGARCH Computer Architecture News, vol.45, no.2, pp.666-677, June 2017. 10.1145\/3140659.3080241","DOI":"10.1145\/3140659.3080241"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] N. Niwa, H. Amano, and M. Koibuchi, \u201cBoosting the performance of interconnection networks by selective data compression,\u201d IEICE Transactions on Information and Systems, vol.E105-D, no.12, pp.2057-2065, 2022. 10.1587\/transinf.2022pap0005","DOI":"10.1587\/transinf.2022PAP0005"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] Y. Jin, K.H. Yum, and E.J. Kim, \u201cAdaptive data compression for high-performance low-power on-chip networks,\u201d 2008 41st IEEE\/ACM International Symposium on Microarchitecture, pp.354-363, 2008. 10.1109\/micro.2008.4771804","DOI":"10.1109\/MICRO.2008.4771804"},{"key":"15","unstructured":"[15] rachit95arora, \u201cA parallelised implementation of genetic algorithms for the travelling salesman problem using openmp.\u201d https:\/\/github.com\/rachit95arora\/travelling-salesman-openmp"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] D. Fujiki, K. Ishii, I. Fujiwara, H. Matsutani, H. Amano, H. Casanova, and M. Koibuchi, \u201cHigh-bandwidth low-latency approximate interconnection networks,\u201d International Symposium on High Performance Computer Architecture (HPCA), pp.469-480, Feb. 2017. 10.1109\/hpca.2017.38","DOI":"10.1109\/HPCA.2017.38"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S. Di and F. Cappello, \u201cFast error-bounded lossy hpc data compression with sz,\u201d international parallel and distributed processing symposium (ipdps), pp.730-739, 2016. 10.1109\/ipdps.2016.11","DOI":"10.1109\/IPDPS.2016.11"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] N. Binkert, B. Beckmann, G. Black, S.K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D.R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M.D. Hill, and D.A. Wood, \u201cThe gem5 Simulator,\u201d ACM SIGARCH Computer Architecture News, vol.39, no.2, pp.1-7, May 2011. 10.1145\/2024716.2024718","DOI":"10.1145\/2024716.2024718"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] J. Howard, \u201cA 48-core IA-32 processor with on-die message-passing and DVFS in 45nm CMOS,\u201d 2010 IEEE Asian Solid-State Circuits Conference, pp.108-109, Feb. 2010. 10.1109\/asscc.2010.5716540","DOI":"10.1109\/ASSCC.2010.5716540"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E106.D\/2\/E106.D_2022EDP7080\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,13]],"date-time":"2024-10-13T10:29:41Z","timestamp":1728815381000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E106.D\/2\/E106.D_2022EDP7080\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,1]]},"references-count":19,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2022edp7080","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,2,1]]},"article-number":"2022EDP7080"}}