{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T15:33:32Z","timestamp":1779204812726,"version":"3.51.4"},"reference-count":27,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2022,12,1]]},"DOI":"10.1587\/transinf.2022pap0004","type":"journal-article","created":{"date-parts":[[2022,11,30]],"date-time":"2022-11-30T22:18:32Z","timestamp":1669846712000},"page":"1999-2007","source":"Crossref","is-referenced-by-count":1,"title":["RVCar: An FPGA-Based Simple and Open-Source Mini Motor Car System with a RISC-V Soft Processor"],"prefix":"10.1587","volume":"E105.D","author":[{"given":"Takuto","family":"KANAMORI","sequence":"first","affiliation":[{"name":"School of Computing, Tokyo Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"ODAN","sequence":"additional","affiliation":[{"name":"School of Computing, Tokyo Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuki","family":"HIROHATA","sequence":"additional","affiliation":[{"name":"School of Computing, Tokyo Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenji","family":"KISE","sequence":"additional","affiliation":[{"name":"School of Computing, Tokyo Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. Kudo, A. Takada, Y. Ishida, and T. Izumi, \u201cAn soc-fpga-based micro ugv with localization and motion planning,\u201d 2019 International Conference on Field-Programmable Technology (ICFPT), pp.469-472, 2019. 10.1109\/icfpt47387.2019.00095","DOI":"10.1109\/ICFPT47387.2019.00095"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Y. Nitta, S. Tamura, H. Yugen, and H. Takase, \u201cZytlebot: Fpga integrated development platform for ros based autonomous mobile robot,\u201d 2019 International Conference on Field-Programmable Technology (ICFPT), pp.445-448, 2019. 10.1109\/icfpt47387.2019.00089","DOI":"10.1109\/ICFPT47387.2019.00089"},{"key":"3","unstructured":"[3] Donkey Car, \u201cDonkey Car.\u201d https:\/\/docs.donkeycar.com\/"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] T. Wu, Y. Wang, W. Shi, and J. Lu, \u201cHydramini: An fpga-based affordable research and education platform for autonomous driving,\u201d 2020 International Conference on Connected and Autonomous Driving (MetroCAD), pp.45-52, 2020. 10.1109\/metrocad48866.2020.00016","DOI":"10.1109\/MetroCAD48866.2020.00016"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] V. Kathail, \u201cXilinx vitis unified software platform,\u201d Proceedings of the 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '20, New York, NY, USA, pp.173-174, Association for Computing Machinery, 2020. 10.1145\/3373087.3375887","DOI":"10.1145\/3373087.3375887"},{"key":"6","unstructured":"[6] A. Paszke, S. Gross, F. Massa, A. Lerer, J. Bradbury, G. Chanan, T. Killeen, Z. Lin, N. Gimelshein, L. Antiga, A. Desmaison, A. Kopf, E. Yang, Z. DeVito, M. Raison, A. Tejani, S. Chilamkurthy, B. Steiner, L. Fang, J. Bai, and S. Chintala, \u201cPytorch: An imperative style, high-performance deep learning library,\u201d in Advances in Neural Information Processing Systems 32, ed. H. Wallach, H. Larochelle, A. Beygelzimer, F. d'Alch\u00e9-Buc, E. Fox, and R. Garnett, pp.8024-8035, Curran Associates, Inc., 2019."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A. Kojima, \u201cAutonomous driving system implemented on robot car using soc fpga,\u201d 2021 International Conference on Field-Programmable Technology (ICFPT), pp.1-4, 2021. 10.1109\/icfpt52863.2021.9609855","DOI":"10.1109\/ICFPT52863.2021.9609855"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] E. Jones, K. Pepper, A. Li, S. Li, Y. Zhang, and D. Bailey, \u201cAutonomous driving developed with an fpga design,\u201d 2019 International Conference on Field-Programmable Technology (ICFPT), pp.431-434, 2019. 10.1109\/icfpt47387.2019.00085","DOI":"10.1109\/ICFPT47387.2019.00085"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] T. Ohkawa, S. Tayama, H. Mori, D. Lee, H. Amano, I. Hirakawa, M. Sato, and H. Watanabe, \u201cDesign and development of networked multiple fpga components for autonomous tiny robot car,\u201d 2019 International Conference on Field-Programmable Technology (ICFPT), pp.473-475, 2019. 10.1109\/icfpt47387.2019.00096","DOI":"10.1109\/ICFPT47387.2019.00096"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] K. Hasegawa, K. Takasaki, M. Nishizawa, R. Ishikawa, K. Kawamura, and N. Togawa, \u201cImplementation of a ros-based autonomous vehicle on an fpga board,\u201d 2019 International Conference on Field-Programmable Technology (ICFPT), pp.457-460, 2019. 10.1109\/icfpt47387.2019.00092","DOI":"10.1109\/ICFPT47387.2019.00092"},{"key":"11","unstructured":"[11] RISC-V Foundation, \u201cRISC-V | Instruction Set Architecture (ISA).\u201d https:\/\/riscv.org\/"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] T. McGrew, E. Schonauer, and P. Jamieson, \u201cFramework and tools for undergraduates designing risc-v processors on an fpga in computer architecture education,\u201d 2019 International Conference on Computational Science and Computational Intelligence (CSCI), pp.778-781, 2019. 10.1109\/csci49370.2019.00148","DOI":"10.1109\/CSCI49370.2019.00148"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S.L. Harris, D. Chaver, L. Pi\u00f1uel, J. Gomez-Perez, M.H. Liaqat, Z.L. Kakakhel, O. Kindgren, and R. Owen, \u201cRvfpga: Using a risc-v core targeted to an fpga in computer architecture education,\u201d 2021 31st International Conference on Field-Programmable Logic and Applications (FPL), pp.145-150, 2021. 10.1109\/fpl53798.2021.00032","DOI":"10.1109\/FPL53798.2021.00032"},{"key":"14","unstructured":"[14] D.A. Patterson and J.L. Hennessy, Computer Organization and Design RISC-V Edition: The Hardware Software Interface, 1st ed., Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2017."},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] H. Miyazaki, T. Kanamori, M.A. Islam, and K. Kise, \u201cRVCoreP: An Optimized RISC-V Soft Processor of Five-Stage Pipelining,\u201d IEICE Transactions on Information and Systems, vol.E103-D, no.12, pp.2494-2503, 2020. 10.1587\/transinf.2020pap0015","DOI":"10.1587\/transinf.2020PAP0015"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] F. Hamanaka, T. Kanamori, and K. Kise, \u201cA low cost and portable mini motor car system with a bnn accelerator on fpga,\u201d 2021 IEEE 14th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC), pp.84-91, 2021. 10.1109\/mcsoc51149.2021.00020","DOI":"10.1109\/MCSoC51149.2021.00020"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] B. Bosi, G. Bois, and Y. Savaria, \u201cReconfigurable pipelined 2-d convolvers for fast digital signal processing,\u201d IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.7, no.3, pp.299-308, 1999. 10.1109\/92.784091","DOI":"10.1109\/92.784091"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] N. Otsu, \u201cA threshold selection method from gray-level histograms,\u201d IEEE Transactions on Systems, Man, and Cybernetics, vol.9, no.1, pp.62-66, 1979. 10.1109\/tsmc.1979.4310076","DOI":"10.1109\/TSMC.1979.4310076"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] A.F. Torres-Monsalve and J. Velasco-Medina, \u201cHardware implementation of isodata and otsu thresholding algorithms,\u201d 2016 XXI Symposium on Signal Processing, Images and Artificial Vision (STSIVA), pp.1-5, 2016. 10.1109\/stsiva.2016.7743329","DOI":"10.1109\/STSIVA.2016.7743329"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] W.K.P. Barros, L.A. Dias, and M.A.C. Fernandes, \u201cFully parallel implementation of otsu automatic image thresholding algorithm on fpga,\u201d Sensors, vol.21, no.12, 2021. 10.3390\/s21124151","DOI":"10.3390\/s21124151"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] J.G. Pandey, A. Karmakar, C. Shekhar, and S. Gurunarayanan, \u201cA novel architecture for fpga implementation of otsu's global automatic image thresholding algorithm,\u201d 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems, pp.300-305, 2014. 10.1109\/vlsid.2014.58","DOI":"10.1109\/VLSID.2014.58"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Y. Lecun, L. Bottou, Y. Bengio, and P. Haffner, \u201cGradient-based learning applied to document recognition,\u201d Proceedings of the IEEE, vol.86, no.11, pp.2278-2324, 1998. 10.1109\/5.726791","DOI":"10.1109\/5.726791"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] L. Deng, \u201cThe mnist database of handwritten digit images for machine learning research [Best of the Web],\u201d IEEE Signal Processing Magazine, vol.29, no.6, pp.141-142, 2012. 10.1109\/msp.2012.2211477","DOI":"10.1109\/MSP.2012.2211477"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] B. Jacob, S. Kligys, B. Chen, M. Zhu, M. Tang, A. Howard, H. Adam, and D. Kalenichenko, \u201cQuantization and training of neural networks for efficient integer-arithmetic-only inference,\u201d Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition (CVPR), June 2018. 10.1109\/cvpr.2018.00286","DOI":"10.1109\/CVPR.2018.00286"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] H. Nakahara, H. Yonekawa, T. Fujii, M. Shimoda, and S. Sato, \u201cGUINNESS: A GUI Based Binarized Deep Neural Network Framework for Software Programmers,\u201d IEICE Transactions on Information and Systems, vol.E102-D, no.5, pp.1003-1011, 2019. 10.1587\/transinf.2018rcp0002","DOI":"10.1587\/transinf.2018RCP0002"},{"key":"26","unstructured":"[26] A.F. Agarap, \u201cDeep learning using rectified linear units (relu),\u201d 2018. cite arxiv:1803.08375Comment: 7 pages, 11 figures, 9 tables."},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] Y. Umuroglu, N.J. Fraser, G. Gambardella, M. Blott, P. Leong, M. Jahre, and K. Vissers, \u201cFinn: A framework for fast, scalable binarized neural network inference,\u201d Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '17, New York, NY, USA, pp.65-74, Association for Computing Machinery, 2017. 10.1145\/3020078.3021744","DOI":"10.1145\/3020078.3021744"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E105.D\/12\/E105.D_2022PAP0004\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,3]],"date-time":"2022-12-03T04:12:02Z","timestamp":1670040722000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E105.D\/12\/E105.D_2022PAP0004\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,1]]},"references-count":27,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2022pap0004","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12,1]]},"article-number":"2022PAP0004"}}