{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T07:19:35Z","timestamp":1760080775682},"reference-count":25,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2022,12,1]]},"DOI":"10.1587\/transinf.2022pap0009","type":"journal-article","created":{"date-parts":[[2022,11,30]],"date-time":"2022-11-30T22:18:36Z","timestamp":1669846716000},"page":"2008-2018","source":"Crossref","is-referenced-by-count":2,"title":["The Implementation of a Hybrid Router and Dynamic Switching Algorithm on a Multi-FPGA System"],"prefix":"10.1587","volume":"E105.D","author":[{"given":"Tomoki","family":"SHIMIZU","sequence":"first","affiliation":[{"name":"Dept. of Information and Computer Science, Keio University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kohei","family":"ITO","sequence":"additional","affiliation":[{"name":"Dept. of Information and Computer Science, Keio University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kensuke","family":"IIZUKA","sequence":"additional","affiliation":[{"name":"Dept. of Information and Computer Science, Keio University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuei","family":"HIRONAKA","sequence":"additional","affiliation":[{"name":"Dept. of Information and Computer Science, Keio University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideharu","family":"AMANO","sequence":"additional","affiliation":[{"name":"Dept. of Information and Computer Science, Keio University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] K. Hironaka, B.A. Akram, and H. Amano, \u201cMulti-fpga management on flow-in-cloud prototype system,\u201d 2019 20th IEEE\/ACIS International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel\/Distributed Computing (SNPD), pp.443-448, 2019. 10.1109\/snpd.2019.8935738","DOI":"10.1109\/SNPD.2019.8935738"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] K. Azegami, K. Musha, K. Hironaka, A.B. Ahmed, M. Koibuch, Y. Hu, and H. Amano, \u201cA STDM (Static Time Division Multiplexing) Switch on a Multi-FPGA System,\u201d 2019 IEEE 13th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC), pp.328-333, Oct. 2019. 10.1109\/mcsoc.2019.00053","DOI":"10.1109\/MCSoC.2019.00053"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] T. Shimizu, K. Ito, K. Iizuka, K. Hironaka, and H. Amano, \u201cHybrid network of packet switching and stdm in a multi-fpga system,\u201d 2021 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS), pp.1-6, 2021. 10.1109\/coolchips52128.2021.9410322","DOI":"10.1109\/COOLCHIPS52128.2021.9410322"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] E. Rijpkema, K.G.W. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander, \u201cTrade offs in the design of a router with both guaranteed and best-effort services for networks on chip,\u201d 2003 Design, Automation and Test in Europe Conference and Exhibition, pp.350-355, March 2003. 10.1109\/date.2003.1253633","DOI":"10.1049\/ip-cdt:20030830"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] K. Goossens, J. Dielissen, and A. Radulescu, \u201cAEthereal network on chip: concepts, architectures, and implementations,\u201d IEEE Design Test of Computers, vol.22, no.5, pp.414-421, 2005. 10.1109\/mdt.2005.99","DOI":"10.1109\/MDT.2005.99"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] A.K. Lusala and J.-D. Legat, \u201cA hybrid NoC combining SDM-TDM based circuit-switching with packet-switching for real-time applications,\u201d 10th IEEE International NEWCAS Conference, pp.17-20, 2012. 10.1109\/newcas.2012.6328945","DOI":"10.1109\/NEWCAS.2012.6328945"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] N. Kapre, N. Mehta, M. deLorimier, R. Rubin, H. Barnor, M.J. Wilson, M. Wrighton, and A. DeHon, \u201cPacket Switched vs. Time Multiplexed FPGA Overlay Networks,\u201d 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp.205-216, April 2006. 10.1109\/fccm.2006.55","DOI":"10.1109\/FCCM.2006.55"},{"key":"8","unstructured":"[8] G. Zheng, H. Gu, Y. Yang, K. Du, and S. Xu, \u201cDesign and implementation of a QoS router on FPGA,\u201d Proc. 2011 International Conference on Computer Science and Network Technology, Dec. 2011. 10.1109\/iccsnt.2011.6182327"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] T. Liu, N.K. Dumpala, and R. Tessier, \u201cHybrid hard NoCs for efficient FPGA communication,\u201d 2016 International Conference on Field-Programmable Technology (FPT), pp.157-164, 2016. 10.1109\/fpt.2016.7929522","DOI":"10.1109\/FPT.2016.7929522"},{"key":"10","unstructured":"[10] Raspberry Pi Foundation, \u201cRaspberry Pi,\u201d https:\/\/www.raspberrypi.org\/"},{"key":"11","unstructured":"[11] Samtec Inc, \u201cMicro Flyover On-Board Optical Engine, Firefly,\u201d https:\/\/www.samtec.com\/optics\/optical-cable\/mid-board\/firefly."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Sheng, C. Yang, T. Wang, and M. Herbordt, \u201cHigh Performance Dynamic Communication on Reconfigurable Clusters,\u201d 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp.219-219, 2018. 10.1109\/fccm.2018.00053","DOI":"10.1109\/FCCM.2018.00053"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] R. Stefan and K. Goossens, \u201cMulti-path routing in time-division-multiplexed networks on chip,\u201d 2009 17th IFIP International Conference on Very Large Scale Integration (VLSI-SoC), pp.109-114, 2009. 10.1109\/vlsisoc.2009.6041339","DOI":"10.1109\/VLSISOC.2009.6041339"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] M. Schoeberl, F. Brandner, J. Spars\u00f8, and E. Kasapaki, \u201cA Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems,\u201d 2012 IEEE\/ACM Sixth International Symposium on Networks-on-Chip, pp.152-160, 2012. 10.1109\/nocs.2012.25","DOI":"10.1109\/NOCS.2012.25"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] Y. Hu and M. Koibuchi, \u201cOptimizing Slot Utilization and Network Topology for Communication Pattern on Circuit-Switched Parallel Computing Systems,\u201d IEICE Trans. Inf. & Syst., vol.E102-D, no.2, pp.247-260, 2019. 10.1587\/transinf.2018edp7225","DOI":"10.1587\/transinf.2018EDP7225"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] H. Matsutani, M. Koibuchi, H. Amano, and T. Yoshinaga, \u201cPrediction router: Yet another low latency on-chip router architecture,\u201d 2009 IEEE 15th International Symposium on High Performance Computer Architecture, pp.367-378, Feb. 2009. 10.1109\/hpca.2009.4798274","DOI":"10.1109\/HPCA.2009.4798274"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Y. Lecun, L. Bottou, Y. Bengio, and P. Haffner, \u201cGradient-based learning applied to document recognition,\u201d Proceedings of the IEEE, vol.86, no.11, pp.2278-2324, 1998. 10.1109\/5.726791","DOI":"10.1109\/5.726791"},{"key":"18","unstructured":"[18] Texas Instruments, \u201cINA228 data sheet, product information and support \u2014 TI.com,\u201d https:\/\/www.ti.com\/product\/INA228."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] K. Goossens and A. Hansson, \u201cThe Aethereal Network on Chip after Ten Years: Goals, Evolution, Lessons, and Future,\u201d Proceedings of the 47th Design Automation Conference, DAC' 10, New York, NY, USA, pp.306-311, Association for Computing Machinery, 2010.","DOI":"10.1145\/1837274.1837353"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] A. Leroy, D. Milojevic, D. Verkest, F. Robert, and F. Catthoor, \u201cConcepts and Implementation of Spatial Division Multiplexing for Guaranteed Throughput in Networks-on-Chip,\u201d IEEE Trans. Comput., vol.57, no.9, pp.1182-1195, 2008. 10.1109\/tc.2008.82","DOI":"10.1109\/TC.2008.82"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] Y. Chen, E. Matus, and G.P. Fettweis, \u201cCombined packet and TDM circuit switching NoCs with novel connection configuration mechanism,\u201d 2017 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1-4, 2017. 10.1109\/iscas.2017.8050829","DOI":"10.1109\/ISCAS.2017.8050829"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] M. Ruaro, E.A. Carara, and F.G. Moraes, \u201cRuntime adaptive circuit switching and flow priority in noc-based mpsocs,\u201d IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.23, no.6, pp.1077-1088, 2015. 10.1109\/tvlsi.2014.2331135","DOI":"10.1109\/TVLSI.2014.2331135"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] T. Ueno, A. Koshiba, and K. Sano, \u201cVirtual circuit-switching network with flexible topology for high-performance fpga cluster,\u201d 2021 IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP), pp.41-48, 2021. 10.1109\/asap52443.2021.00013","DOI":"10.1109\/ASAP52443.2021.00013"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] N. Fujita, R. Kobayashi, Y. Yamaguchi, T. Ueno, K. Sano, and T. Boku, \u201cPerformance evaluation of pipelined communication combined with computation in opencl programming on fpga,\u201d 2020 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), pp.450-459, 2020. 10.1109\/ipdpsw50202.2020.00083","DOI":"10.1109\/IPDPSW50202.2020.00083"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] P. Haghi, A. Guo, Q. Xiong, R. Patel, C. Yang, T. Geng, J.T. Broaddus, R. Marshall, A. Skjellum, and M.C. Herbordt, \u201cFpgas in the network and novel communicator support accelerate mpi collectives,\u201d 2020 IEEE High Performance Extreme Computing Conference (HPEC), pp.1-10, 2020. 10.1109\/hpec43674.2020.9286200","DOI":"10.1109\/HPEC43674.2020.9286200"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E105.D\/12\/E105.D_2022PAP0009\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T19:31:22Z","timestamp":1728502282000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E105.D\/12\/E105.D_2022PAP0009\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,1]]},"references-count":25,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2022pap0009","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2022,12,1]]},"article-number":"2022PAP0009"}}