{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,8]],"date-time":"2024-11-08T05:10:40Z","timestamp":1731042640043,"version":"3.28.0"},"reference-count":19,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. &amp; Syst."],"published-print":{"date-parts":[[2024,1,1]]},"DOI":"10.1587\/transinf.2023edp7101","type":"journal-article","created":{"date-parts":[[2023,12,31]],"date-time":"2023-12-31T22:39:16Z","timestamp":1704062356000},"page":"60-71","source":"Crossref","is-referenced-by-count":1,"title":["Testing and Delay-Monitoring for the High Reliability of Memory-Based Programmable Logic Device"],"prefix":"10.1587","volume":"E107.D","author":[{"given":"Xihong","family":"ZHOU","sequence":"first","affiliation":[{"name":"Graduate School of Science and Engineering, Ehime University"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Senling","family":"WANG","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Engineering, Ehime University"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Yoshinobu","family":"HIGAMI","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Engineering, Ehime University"}],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Hiroshi","family":"TAKAHASHI","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Engineering, Ehime University"}],"role":[{"role":"author","vocab":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] A. Rupani, D. Pandey, and G. Sujediya, \u201cReview and Study of FPGA Implementation of Internet of Things,\u201d Int. J. of Sci. Technol. &amp; Eng., vol.3, no.2, Aug. 2016."},{"key":"2","unstructured":"[2] M.R. Nithin, R. Basheer, and S. Mohan, \u201cAdvanced Driver Assistance System using FPGA,\u201d QuEST Global Corp., May 2017."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] C. Wang, L. Gong, Q. Yu, X. Li, Y. Xie, and X. Zhou, \u201cDLAU: A Scalable Deep Learning Accelerator Unit on FPGA,\u201d IEEE Trans. on Computer-Aided Design of Integrated Circuits and Syst., vol.36, no.3, pp.513-517, March 2017. 10.1109\/tcad.2016.2587683","DOI":"10.1109\/TCAD.2016.2587683"},{"key":"4","unstructured":"[4] TAIYO YUDEN CO LTD, \u201cReconfigurable semiconductor device,\u201d Japan Patent JP2016208426A, Dec. 2016."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] H. Puchner and L. Hinh, \u201cNBTI reliability analysis for a 90nm CMOS technology,\u201d 30th Eur. Solid-State Circuits Conf., pp.257-260, Sept. 2004. 10.1109\/essder.2004.1356538","DOI":"10.1109\/ESSDER.2004.1356538"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] F. Chen and M. Shinosky, \u201cAddressing Cu\/Low-<i>k<\/i> Dielectric TDDB-Reliability Challenges for Advanced CMOS Technologies,\u201d IEEE Trans. on Electron Devices, vol.56, no.1, pp.2-12, Jan. 2009. 10.1109\/ted.2008.2008680","DOI":"10.1109\/TED.2008.2008680"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] D. Rossi, \u201cThe Effects of Ageing on the Reliability and Performance of Integrated Circuits,\u201d Ageing of Integrated Circuits: Causes, Effects and Mitigation Techniques, B. Halak, Ed., Springer International Publishing, pp.35-64, 2020. 10.1007\/978-3-030-23781-3_2","DOI":"10.1007\/978-3-030-23781-3_2"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S.S. Sapatnekar, \u201cWhat happens when circuits grow old: Aging issues in CMOS design,\u201d 2013 Int. Symp. on VLSI Technol., Syst. and Appl. (VLSI-TSA), pp.1-2, 2013. 10.1109\/vlsi-tsa.2013.6545621","DOI":"10.1109\/VLSI-TSA.2013.6545621"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S. Wang, Y. Higami, H. Takahashi, M. Sato, M. Katsu, and S. Sekiguchi, \u201cTesting of Interconnect Defects in Memory Based Reconfigurable Logic Device (MRLD),\u201d 2017 IEEE 26th Asian Test Symp., pp.17-22, 2017. 10.1109\/ats.2017.16","DOI":"10.1109\/ATS.2017.16"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. Wang, et al., \u201cTest Method for the Bridge Interconnect Faults in Memory Based Reconfigurable-Logic-Device (MRLD) Considering the Place-and-Route,\u201d 33th Int. Tech. Conf. Circuits\/Syst., Comput. Commun., 2018.","DOI":"10.1109\/ATS.2017.16"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] T. Inoue, S. Miyazaki, and H. Fujiwara, \u201cUniversal fault diagnosis for lookup table FPGAs,\u201d IEEE Des. Test Comput., vol.15, no.1, pp.39-44, 1998. 10.1109\/54.655181","DOI":"10.1109\/54.655181"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Y. Sato, S. Kajihara, Y. Miura, T. Yoneda, S. Ohtake, M. Inoue, and H. Fujiwara, \u201cA Circuit Failure Prediction Mechanism (DART) for High Field Reliability,\u201d 8th IEEE Int. Conf. on ASIC, pp.581-584, Oct. 2009. 10.1109\/asicon.2009.5351352","DOI":"10.1109\/ASICON.2009.5351352"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] M.S. Mispan, et al., \u201cAgeing Mitigation Techniques for SRAM Memories,\u201d Ageing of Integrated Circuits: Causes, Effects and Mitigation Techniques, B. Halak, Ed., Springer International Publishing, pp.91-111, 2020. 10.1007\/978-3-030-23781-3_4","DOI":"10.1007\/978-3-030-23781-3_4"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] Y. Tsugita, K. Ueno, T. Hirose, T. Asai, and Y. Amemiya, \u201cAn on-chip PVT compensation technique with current monitoring circuit for low-voltage CMOS digital LSIs,\u201d IEICE Trans. on Electron., vol.E93-C, no.6, pp.835-841, 2010. 10.1587\/transele.e93.c.835","DOI":"10.1587\/transele.E93.C.835"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] M. Bhushan, A. Gattiker, M.B. Ketchen, and K.K. Das, \u201cRing oscillators for CMOS process tuning and variability control,\u201d IEEE Trans. on Semicond. Manuf., vol.19, no.1, pp.10-18, Feb. 2006. 10.1109\/tsm.2005.863244","DOI":"10.1109\/TSM.2005.863244"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] P. Chen, C.-C. Chen, C.-C. Tsai, and W.-F. Lu, \u201cA time-to-digital-converter-based CMOS smart temperature sensor,\u201d IEEE J. of Solid-State Circuits, vol.40, no.8, pp.1642-1648, Aug. 2005. 10.1109\/jssc.2005.852041","DOI":"10.1109\/JSSC.2005.852041"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S. Kajihara, Y. Miyake, Y. Sato, and Y. Miura, \u201cAn On-Chip Digital Environment Monitor for Field Test,\u201d 2014 IEEE 23rd Asian Test Symp., pp.254-257, Nov. 2014. 10.1109\/ats.2014.54","DOI":"10.1109\/ATS.2014.54"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] Y. Miyake, Y. Sato, S. Kajihara, and Y. Miura, \u201cTemperature and Voltage Measurement for Field Test Using an Aging-Tolerant Monitor,\u201d IEEE Trans. on Very Large Scale Integration (VLSI) Syst., vol.24, no.11, pp.3282-3295, Nov. 2016. 10.1109\/tvlsi.2016.2540654","DOI":"10.1109\/TVLSI.2016.2540654"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Y. Miyake, Y. Sato, and S. Kajihara, \u201cOn-Chip Delay Measurement for In-Field Test of FPGAs,\u201d 2019 IEEE 24th Pacific Rim Int. Symp. on Dependable Computing (PRDC), Kyoto, Japan, pp.130-137, Dec. 2019. 10.1109\/prdc47002.2019.00043","DOI":"10.1109\/PRDC47002.2019.00043"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E107.D\/1\/E107.D_2023EDP7101\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T05:14:50Z","timestamp":1730956490000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E107.D\/1\/E107.D_2023EDP7101\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,1]]},"references-count":19,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2023edp7101","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2024,1,1]]},"article-number":"2023EDP7101"}}