{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T09:23:59Z","timestamp":1775467439739,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2023,12,1]]},"DOI":"10.1587\/transinf.2023pap0009","type":"journal-article","created":{"date-parts":[[2023,11,30]],"date-time":"2023-11-30T22:36:27Z","timestamp":1701383787000},"page":"1997-2005","source":"Crossref","is-referenced-by-count":2,"title":["Power Analysis and Power Modeling of Directly-Connected FPGA Clusters"],"prefix":"10.1587","volume":"E106.D","author":[{"given":"Kensuke","family":"IIZUKA","sequence":"first","affiliation":[{"name":"Department of Information & Computer Science, Keio University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haruna","family":"TAKAGI","sequence":"additional","affiliation":[{"name":"Department of Information & Computer Science, Keio University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aika","family":"KAMEI","sequence":"additional","affiliation":[{"name":"Department of Information & Computer Science, Keio University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuei","family":"HIRONAKA","sequence":"additional","affiliation":[{"name":"Department of Information & Computer Science, Keio University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideharu","family":"AMANO","sequence":"additional","affiliation":[{"name":"Department of Information & Computer Science, Keio University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] A. Putnam, A.M. Caulfield, E.S. Chung, D. Chiou, K.Constantinides, J. Demme, H. Esmaeilzadeh, J. Fowers, G.P. Gopal, J. Gray, M. Haselman, S. Hauck, S. Heil, A. Hormati, J.-Y. Kim, S. Lanka, J. Larus, E. Peterson, S. Pope, A. Smith, J. Thong, P.Y. Xiao, and D. Burger, \u201cA Reconfigurable Fabric for Accelerating Large-Scale Datacenter Services,\u201d 2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA), pp.13-24, June 2014. 10.1109\/isca.2014.6853195","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] A.M. Caulfield, E.S. Chung, A. Putnam, H. Angepat, J. Fowers, M. Haselman, S. Heil, M. Humphrey, P. Kaur, J.-Y. Kim, D. Lo, T. Massengill, K. Ovtcharov, M. Papamichael, L. Woods, S. Lanka, D. Chiou, and D. Burger, \u201cA cloud-scale acceleration architecture,\u201d 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp.1-13, Oct. 2016. 10.1109\/micro.2016.7783710","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] K. Sano, Y. Hatsuda, and S. Yamamoto, \u201cMulti-FPGA Accelerator for Scalable Stencil Computation with Constant Memory Bandwidth,\u201d IEEE Transactions on Parallel and Distributed Systems, vol.25, no.3, pp.695-705, March 2014. 10.1109\/tpds.2013.51","DOI":"10.1109\/TPDS.2013.51"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] K. Musha, T. Kudoh, and H. Amano, \u201cDeep Learning on High Performance FPGA Switching Boards: Flow-in-Cloud,\u201d Applied Reconfigurable Computing, vol.10824, pp.43-54, 2018. 10.1007\/978-3-319-78890-6_4","DOI":"10.1007\/978-3-319-78890-6_4"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] T. Inage, K. Hironaka, K. Iizuka, K. Ito, Y. Fukushima, M. Namiki, and H. Amano, \u201cM-KUBOS\/PYNQ Cluster for multi-access edge computing,\u201d 2021 Ninth International Symposium on Computing and Networking (CANDAR), pp.1-8, 2021. 10.1109\/candar53791.2021.00020","DOI":"10.1109\/CANDAR53791.2021.00020"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] M. Yamakura, R. Takano, A.B. Ahmed, M. Sugaya, and H. Amano, \u201cA Multi-Tenant Resource Management System for Multi-FPGA Systems,\u201d IEICE Trans. Information and Systems, vol.E104-D, no.12, pp.2078-2088, 2021. 10.1587\/transinf.2021pap0005","DOI":"10.1587\/transinf.2021PAP0005"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] H. Suzuki, W. Takahashi, K. Wakabayashi, and H. Amano, \u201cA programming environment for multi-FPGA systems based on CyberWorkBench: an integrated design tool,\u201d International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART), pp.1-6, 2021. 10.1145\/3468044.3468049","DOI":"10.1145\/3468044.3468049"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] K. Azegami, K. Musha, K. Hironaka, A.B. Ahmed, M. Koibuch, Y. Hu, and H. Amano, \u201cA STDM (Static Time Division Multiplexing) switch on a multi-FPGA system,\u201d Proc. 13th IEEE McSoC, 2019. 10.1109\/mcsoc.2019.00053","DOI":"10.1109\/MCSoC.2019.00053"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] K. Hironaka, K. Iizuka, M. Yamakura, A.B. Ahmed, and H. Amano, \u201cRemote dynamic reconfiguration of a multi-fpga system fic (flow-in-cloud),\u201d IEICE Transactions on Information and Systems, vol.E104-D, no.8, pp.1321-1331, 2021. 10.1587\/transinf.2020edp7165","DOI":"10.1587\/transinf.2020EDP7165"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] Y. Hu, T. Kudoh, and M. Koibuchi, \u201cA Case of Electrical Circuit Switched Interconnection Network for Parallel Computers,\u201d International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT), Dec. 2017. 10.1109\/pdcat.2017.00052","DOI":"10.1109\/PDCAT.2017.00052"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] K. Ito, K. Iizuka, K. Hironaka, Y. Hu, M. Koibuchi, and H. Amano, \u201cImproving the Performance of Circuit-Switched Interconnection Network for a Multi-FPGA System,\u201d IEICE Trans. Information and Systems, vol.E104-D, no.12, pp.2029-2039, 2021. 10.1587\/transinf.2021pap0002","DOI":"10.1587\/transinf.2021PAP0002"},{"key":"12","unstructured":"[12] \u201cINA228.\u201d https:\/\/www.ti.com\/product\/INA228. Accessed: 2021-02-21."},{"key":"13","unstructured":"[13] A. Krizhevsky, I. Sutskever, and G.E. Hinton, \u201cImageNet Classification with Deep Convolutional Neural Networks,\u201d Proceedings of the 25th International Conference on Neural Information Processing Systems-Volume 1, NIPS'12, USA, pp.1097-1105, Curran Associates Inc., 2012."},{"key":"14","unstructured":"[14] PALTEK, \u201cFPGA computing platform M-KUBOS.\u201d https:\/\/www.paltek.co.jp\/design\/original\/m-kubos\/ (accessed 2022-03-31)."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Y. Fukushima, K. Iizuka, and H. Amano, \u201cParallel Implementation of CNN on Multi-FPGA Cluster,\u201d The IEEE 14th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip(MCSoC-2021), pp.1-6, Dec. 2021. 10.1109\/mcsoc51149.2021.00019","DOI":"10.1109\/MCSoC51149.2021.00019"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Y.J. Yan, H. Amano, M. Aono, K. Ohkoda, S. Fukuda, K. Saito, and S. Kasai, \u201cResource-saving FPGA Implementation of the Satisfiability Program Solver: AmoebaSATslim,\u201d International Conference on Field Programming Technologies (FPT-2021), pp.1-4, Dec. 2021. 10.1109\/icfpt52863.2021.9609882","DOI":"10.1109\/ICFPT52863.2021.9609882"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Y. Yamauchi, A.B. Ahmed, K. Hironaka, K. Iizuka, and H. Amano, \u201cHorizontal division of deep learning applications with all-to-all communication on a multi-FPGA system,\u201d 2020 Ninth International Symposium on Computing and Networking SUSC Workshop (CANDAR), pp.1-6, 2020. 10.1109\/candarw51189.2020.00060","DOI":"10.1109\/CANDARW51189.2020.00060"},{"key":"18","unstructured":"[18] H. Takishita, H. Yuan, M. Kondo, and H. Amano, \u201cA Study on an Acceleration of Graph-Based SLAM with FPGA,\u201d IEICE Technical report (in Japanese), pp.1-6, 2022."}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E106.D\/12\/E106.D_2023PAP0009\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,2]],"date-time":"2023-12-02T04:19:09Z","timestamp":1701490749000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E106.D\/12\/E106.D_2023PAP0009\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,1]]},"references-count":18,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2023pap0009","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12,1]]},"article-number":"2023PAP0009"}}