{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T19:03:23Z","timestamp":1757617403428,"version":"3.44.0"},"reference-count":17,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2025,9,1]]},"DOI":"10.1587\/transinf.2024edl8089","type":"journal-article","created":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T17:13:04Z","timestamp":1741281184000},"page":"1146-1149","source":"Crossref","is-referenced-by-count":0,"title":["ASPoT8: An Efficient 8-bit Quantization Balancing Hardware and Accuracy for Object Detection"],"prefix":"10.1587","volume":"E108.D","author":[{"given":"Hui","family":"LI","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaofeng","family":"YANG","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zebin","family":"ZHENG","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinyi","family":"LI","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shengli","family":"LU","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] Z. Zou, K. Chen, Z. Shi, Y. Guo, and J. Ye, \u201cObject detection in 20 years: A survey,\u201d Proceedings of the IEEE, vol.111, no.3, pp.257-276, 2023. 10.1109\/jproc.2023.3238524","DOI":"10.1109\/JPROC.2023.3238524"},{"key":"2","unstructured":"[2] J. Redmon and A. Farhadi, \u201cYolov3: An incremental improvement,\u201d arXiv preprint arXiv:1804.02767, 2018."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] W. Liu, D. Anguelov, D. Erhan, C. Szegedy, S. Reed, C.-Y. Fu, and A.C. Berg, \u201cSsd: Single shot multibox detector,\u201d Computer Vision-ECCV 2016: 14th European Conference, Amsterdam, The Netherlands, Oct. 11-14, 2016, Proceedings, Part I 14, pp.21-37, 2016. 10.1007\/978-3-319-46448-0_2","DOI":"10.1007\/978-3-319-46448-0_2"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] D.T. Nguyen, T.N. Nguyen, H. Kim, and H.-J. Lee, \u201cA high-throughput and power-efficient FPGA implementation of YOLO CNN for object detection,\u201d IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.27, no.8, pp.1861-1873, 2019. 10.1109\/tvlsi.2019.2905242","DOI":"10.1109\/TVLSI.2019.2905242"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J. Zhang, L. Cheng, C. Li, Y. Li, G. He, N. Xu, and Y. Lian, \u201cA low-latency FPGA implementation for real-time object detection,\u201d 2021 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1-5, 2021. 10.1109\/iscas51556.2021.9401577","DOI":"10.1109\/ISCAS51556.2021.9401577"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] H. Fan, S. Liu, M. Ferianc, H.-C. Ng, Z. Que, S. Liu, X. Niu, and W. Luk, \u201cA real-time object detection accelerator with compressed SSDLite on FPGA,\u201d 2018 International conference on field-programmable technology (FPT), pp.14-21, 2018. 10.1109\/fpt.2018.00014","DOI":"10.1109\/FPT.2018.00014"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] A. Azarmi Gilan, M. Emad, and B. Alizadeh, \u201cFPGA-based implementation of a real-time object recognition system using convolutional neural network,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.67, no.4, pp.755-759, 2019. 10.1109\/tcsii.2019.2922372","DOI":"10.1109\/TCSII.2019.2922372"},{"key":"8","unstructured":"[8] M. Courbariaux, I. Hubara, D. Soudry, R. El-Yaniv, and Y. Bengio, \u201cBinarized neural networks: Training deep neural networks with weights and activations constrained to +1 or -1,\u201d arXiv preprint arXiv:1602.02830, 2016."},{"key":"9","unstructured":"[9] S. Zhou, Y. Wu, Z. Ni, X. Zhou, H. Wen, and Y. Zou, \u201cDorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients,\u201d arXiv preprint arXiv:1606.06160, 2016."},{"key":"10","unstructured":"[10] D. Miyashita, E.H. Lee, and B. Murmann, \u201cConvolutional neural networks using logarithmic data representation,\u201d arXiv preprint arXiv:1603.01025, 2016."},{"key":"11","unstructured":"[11] Y. Li, X. Dong, and W. Wang, \u201cAdditive powers-of-two quantization: An efficient non-uniform discretization for neural networks,\u201d International Conference on Learning Representations, 2020."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] T. Xia, B. Zhao, J. Ma, G. Fu, W. Zhao, N. Zheng, and P. Ren, \u201cAn energy-and-area-efficient cnn accelerator for universal powers-of-two quantization,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.70, no.3, pp.1242-1255, 2022. 10.1109\/tcsi.2022.3227608","DOI":"10.1109\/TCSI.2022.3227608"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] X. Geng, S. Liu, J. Jiang, K. Jiang, and H. Jiang, \u201cCompact Powers-of-Two: An Efficient Non-Uniform Quantization for Deep Neural Networks,\u201d 2024 Design, Automation & Test in Europe Conference & Exhibition (DATE), IEEE, 2024. 10.23919\/date58400.2024.10546652","DOI":"10.23919\/DATE58400.2024.10546652"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] B. Jacob, S. Kligys, B. Chen, M. Zhu, M. Tang, A. Howard, H. Adam, and D. Kalenichenko, \u201cQuantization and training of neural networks for efficient integer-arithmetic-only inference,\u201d Proc. IEEE conference on computer vision and pattern recognition, pp.2704-2713, 2018. 10.1109\/cvpr.2018.00286","DOI":"10.1109\/CVPR.2018.00286"},{"key":"15","unstructured":"[15] Y. Gong, L. Liu, M. Yang, and L. Bourdev, \u201cCompressing deep convolutional networks using vector quantization,\u201d arXiv preprint arXiv:1412.6115, 2014."},{"key":"16","unstructured":"[16] P. Yin, J. Lyu, S. Zhang, S. Osher, Y. Qi, and J. Xin, \u201cUnderstanding straight-through estimator in training activation quantized neural nets,\u201d International Conference on Learning Representations, 2018."},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] Y.-H. Chen, J. Emer, and V. Sze, \u201cUsing dataflow to optimize energy efficiency of deep neural network accelerators,\u201d IEEE Micro, vol.37, no.3, pp.12-21, 2017. 10.1109\/mm.2017.54","DOI":"10.1109\/MM.2017.54"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E108.D\/9\/E108.D_2024EDL8089\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,6]],"date-time":"2025-09-06T03:24:35Z","timestamp":1757129075000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E108.D\/9\/E108.D_2024EDL8089\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,1]]},"references-count":17,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2024edl8089","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2025,9,1]]},"article-number":"2024EDL8089"}}