{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,22]],"date-time":"2026-08-22T16:04:46Z","timestamp":1787414686999,"version":"build-2736575974"},"reference-count":29,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2025,6,1]]},"DOI":"10.1587\/transinf.2024edp7098","type":"journal-article","created":{"date-parts":[[2024,12,9]],"date-time":"2024-12-09T22:10:27Z","timestamp":1733782227000},"page":"549-557","source":"Crossref","is-referenced-by-count":1,"title":["Performance Enhancement of the LFSR-Based Unpredictable Random Number Generator in Rocket Core"],"prefix":"10.1587","volume":"E108.D","author":[{"given":"Takayoshi","family":"SHIKANO","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Information Engineering, Toyohashi University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shuichi","family":"ICHIKAWA","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Information Engineering, Toyohashi University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] A. Suciu, S. Banescu, and K. Marton, \u201cUnpredictable random number generator based on hardware performance counters,\u201d Digital Information Processing and Communications, pp.123-137, Springer-Verlag, Berlin, 2011. 10.1007\/978-3-642-22410-2_10","DOI":"10.1007\/978-3-642-22410-2_10"},{"key":"2","unstructured":"[2] K. Marton, A. Zaharia, S. Banescu, and A. Suciu, \u201cRandomness Assessment of an Unpredictable Random Number Generator based on Hardware Performance Counters,\u201d ROMJIST, vol.20, no.2, pp.136-169, 2017."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] H. Masaoka, S. Ichikawa, and N. Fujioka, \u201cRandom Number Generation from Internal LFSR and Fluctuation of Sampling Interval,\u201d IEEJ Trans. Industry Applications, vol.141, no.2, pp.86-92, 2021. (in Japanese) 10.1541\/ieejias.141.86","DOI":"10.1541\/ieejias.141.86"},{"key":"4","unstructured":"[4] G. Marsaglia, \u201cDiehard battery of tests of randomness (Archived),\u201d https:\/\/web.archive.org\/web\/20160125103112\/http:\/\/stat.fsu.edu\/pub\/diehard\/, accessed Sept. 3, 2023."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] L.E. Bassham, A.L. Rukhin, J. Soto, J.R. Nechvatal, M.E. Smid, E.B. Barker, S.D. Leigh, M. Levenson, M. Vangel, D.L. Banks, N.A. Heckert, J.F. Dray, and S. Vo, \u201cA Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications,\u201d NIST SP 800-22 (Rev.la), 2010. 10.6028\/nist.sp.800-22r1a","DOI":"10.6028\/NIST.SP.800-22r1a"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] H. Kamogari and S. Ichikawa, \u201cEvaluation of a Random Number Generator based on an Internal Linear Feedback Shift Register,\u201d IEEJ Trans. Industry Applications, vol.143, no.2, pp.87-93, 2023. (in Japanese) 10.1541\/ieejias.143.87","DOI":"10.1541\/ieejias.143.87"},{"key":"7","unstructured":"[7] T. Shikano and S. Ichikawa, \u201cRandom number generation on the Rocket core with a built-in LFSR,\u201d IEICE Technical Report, vol.123, no.374, pp.1-6, 2024. (in Japanese)"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] N. Fujieda and S. Ichikawa, \u201cA latch-latch composition of metastability-based true random number generator for Xilinx FPGAs,\u201d IEICE Electron. Express, vol.15, no.10, Art no.20180386, May 2018. 10.1587\/elex.15.20180386","DOI":"10.1587\/elex.15.20180386"},{"key":"9","unstructured":"[9] OpenHW Group, \u201cpulp-platform\/pulpino,\u201d GitHub Inc., https:\/\/github.com\/pulp-platform\/pulpino\/tree\/master\/fpga, accessed Sept. 3, 2023."},{"key":"10","unstructured":"[10] Amazon Web Services., \u201cThe FreeRTOS Kernel, Market Leading De-facto Standard and Cross Platform RTOS kernel,\u201d https:\/\/www.freertos.org\/, accessed Sept. 3, 2023."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] X.C. Gu and M.X. Zhang, \u201cUniform Random Number Generator Using Leap Ahead LFSR Architecture,\u201d Proc. 2009 Intl. Conf. on Computer and Communications Security, pp.150-154, 2009. 10.1109\/icccs.2009.11","DOI":"10.1109\/ICCCS.2009.11"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] S. Ichikawa, \u201cPseudo-Random Number Generation by Staggered Sampling of LFSR,\u201d Proc. Eleventh Intl. Symp. on Computing and Networking (CANDAR 2023), pp.134-140, Nov. 2023. 10.1109\/candar60563.2023.00025","DOI":"10.1109\/CANDAR60563.2023.00025"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] G.L. Somlo, \u201cToward a Trustable, Self-Hosting Computer System,\u201d 2020 IEEE Security and Privacy Workshops (SPW), San Francisco, CA, USA, pp.136-143, 2020. 10.1109\/spw50608.2020.00039","DOI":"10.1109\/SPW50608.2020.00039"},{"key":"14","unstructured":"[14] K. Asanovi\u0107 et al., \u201cThe Rocket Chip Generator,\u201d Technical Report UCB\/EECS-2016-17, EECS Department, University of California, Berkeley, USA, April 2016."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] J. Bachrach, H. Vo, B. Richards, Y. Lee, A. Waterman, R. Avi\u017eienis, J. Wawrzynek, and K. Asanovi\u0107, \u201cChisel: constructing hardware in a Scala embedded language,\u201d Proc. 49th Annual Design Automation Conference (DAC 2012), San Francisco, CA, USA, ACM, pp.1216-1225, June 2012. 10.1145\/2228360.2228584","DOI":"10.1145\/2228360.2228584"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] M. \u017divkovi\u0107, \u201cA table of primitive binary polynomials,\u201d Math. Comput., vol.62, no.205, pp.385-386, 1994. 10.1090\/s0025-5718-1994-1201073-4","DOI":"10.1090\/S0025-5718-1994-1201073-4"},{"key":"17","unstructured":"[17] A. Waterman, K. Asanovic, J. Hauser, ed., The RISC-V Instruction Set Manual Volume II: Privileged Architecture, version 20211203, RISC-V International, Dec. 2021."},{"key":"18","unstructured":"[18] R. Brown, \u201cRobert G. Brown\u2019s General Tools Page,\u201d https:\/\/webhome.phy.duke.edu\/~rgb\/General\/dieharder.php, accessed Dec. 22, 2023."},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] M. Bakiri, C. Guyeux, J.-F. Couchot, and A.K. Oudjida, \u201cSurvey on hardware implementation of random number generators on FPGA: Theory and experimental analyses,\u201d Computer Science Review, vol.27, pp.135-153, Feb. 2018. 10.1016\/j.cosrev.2018.01.002","DOI":"10.1016\/j.cosrev.2018.01.002"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] E. Barker and J. Kelsey, \u201cRecommendation for Random Number Generation Using Deterministic Random Bit Generators,\u201d NIST SP 800-90A (Rev. 1), June 2015. 10.6028\/nist.sp.800-90ar1","DOI":"10.6028\/NIST.SP.800-90Ar1"},{"key":"21","unstructured":"[21] Berten, \u201cSHA-2 Hash Crypto Engine,\u201d BDS011 (v1.03), Feb. 2023."},{"key":"22","unstructured":"[22] Xiphera, \u201cXIP3327C: HKDF\/HMAC\/SHA-256\/SHA-512 (Product Brief, ver. 1.0),\u201d 20 Sept. 2023."},{"key":"23","unstructured":"[23] VISENGI, \u201cAES 128\/192\/256.\u201d Accessed: 9 Aug. 2024. [online]. https:\/\/www.visengi.com\/products\/aes"},{"key":"24","unstructured":"[24] DornerWorks, \u201cAES-HS: High-Speed Encryption IP Core,\u201d 2017."},{"key":"25","unstructured":"[25] Xiphera, \u201cXIP1123B: Versatile AES-256 IP Core (Product Brief, ver. 1.0),\u201d 20 Sept. 2023."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] N. Fujieda, \u201cOn the Feasibility of TERO-Based True Random Number Generator on Xilinx FPGAs,\u201d Proc. 30th Intl. Conf. Field-Programmable Logic and Applications (FPL 2020), Sweden, pp.103-108, 2020. 10.1109\/fpl50879.2020.00027","DOI":"10.1109\/FPL50879.2020.00027"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] R. Serrano, C. Duran, T.-T. Hoang, M. Sarmiento, K.-D. Nguyen, A. Tsukamoto, K. Suzaki, and C.-K. Pham, \u201cA Fully Digital True Random Number Generator With Entropy Source Based in Frequency Collapse,\u201d IEEE Access, vol.9, pp.105748-105755, July 2021. 10.1109\/access.2021.3099534","DOI":"10.1109\/ACCESS.2021.3099534"},{"key":"28","unstructured":"[28] Berten, \u201cTRNG-P200 IP Core,\u201d BDS006 (v1.09), May 2024."},{"key":"29","unstructured":"[29] OpenSSL, \u201cLibrary.\u201d Accessed: 22 Aug. 2024. [online]. https:\/\/openssl-library.org\/"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E108.D\/6\/E108.D_2024EDP7098\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T03:42:15Z","timestamp":1749267735000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E108.D\/6\/E108.D_2024EDP7098\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,1]]},"references-count":29,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2024edp7098","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6,1]]},"article-number":"2024EDP7098"}}