{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,6]],"date-time":"2025-04-06T04:02:36Z","timestamp":1743912156298,"version":"3.40.3"},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. &amp; Syst."],"published-print":{"date-parts":[[2025,4,1]]},"DOI":"10.1587\/transinf.2024edp7194","type":"journal-article","created":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T22:11:49Z","timestamp":1730239909000},"page":"320-329","source":"Crossref","is-referenced-by-count":0,"title":["Leveraging Different Boolean Function Decompositions to Reduce T-Count in LUT-Based Quantum Circuit Synthesis"],"prefix":"10.1587","volume":"E108.D","author":[{"given":"David","family":"CLARINO","sequence":"first","affiliation":[{"name":"Graduate School of Information Science and Engineering, Ritsumeikan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naoya","family":"ASADA","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Engineering, Ritsumeikan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atsushi","family":"MATSUO","sequence":"additional","affiliation":[{"name":"IBM Quantum, IBM Research - Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shigeru","family":"YAMASHITA","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Engineering, Ritsumeikan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] S. Yamashita, S. Minato, and D.M. Miller, \u201cDDMF: An Efficient Decision Diagram Structure for Design Verification of Quantum Circuits Under a Practical Restriction,\u201d IEICE Trans. Fundamentals, vol.91, no.12, pp.3793-3802, 2008. 10.1093\/ietfec\/e91-a.12.3793","DOI":"10.1093\/ietfec\/e91-a.12.3793"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] A. Barenco, C.H. Bennett, R. Cleve, D.P. DiVincenzo, N. Margolus, P. Shor, T. Sleator, J.A. Smolin, and H. Weinfurter, \u201cElementary Gates for Quantum Computation,\u201d Phys. Rev. A, vol.52, pp.3457-3467, Nov. 1995. 10.1103\/physreva.52.3457","DOI":"10.1103\/PhysRevA.52.3457"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] D. Maslov, \u201cAdvantages of Using Relative-phase Toffoli Gates with an Application to Multiple Control toffoli Optimization,\u201d Physical Review A, vol.93, no.2, p.022311, 2016. 10.1103\/physreva.93.022311","DOI":"10.1103\/PhysRevA.93.022311"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] B. Giles and P. Selinger, \u201cExact Synthesis of Multiqubit Clifford+<i>T<\/i> Circuits,\u201d Phys. Rev. A, vol.87, p.032332, March 2013. 10.1103\/physreva.87.032332","DOI":"10.1103\/PhysRevA.87.032332"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] M. Amy and N.J. Ross, \u201cPhase-state Duality in Reversible Circuit Design,\u201d Phys. Rev. A, vol.104, p.052602, Nov. 2021. 10.1103\/physreva.104.052602","DOI":"10.1103\/PhysRevA.104.052602"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] M. Soeken, M. Roetteler, N. Wiebe, and G. De Micheli, \u201cLUT-based Hierarchical Reversible Logic Synthesis,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.38, no.9, pp.1675-1688, 2018. 10.1109\/tcad.2018.2859251","DOI":"10.1109\/TCAD.2018.2859251"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] R. Drechsler, \u201cPseudo-Kronecker Expressions for Symmetric Functions,\u201d IEEE Trans. Comput., vol.48, no.9, pp.987-990, 1999. 10.1109\/12.795226","DOI":"10.1109\/12.795226"},{"key":"8","unstructured":"[8] L. Amaru, P.E. Gaillardon, and G. De Micheli, Proc. 24th International Workshop on Logic &amp; Synthesis (IWLS), 2015."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] R. Brayton and A. Mishchenko, \u201cABC: An Academic Industrial-strength Verification Tool,\u201d Computer Aided Verification, ed. T. Touili, B. Cook, and P. Jackson, Berlin, Heidelberg, pp.24-40, Springer Berlin Heidelberg, 2010. 10.1007\/978-3-642-14295-6_5","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"10","unstructured":"[10] Qiskit contributors, \u201cQiskit: An Open-source Framework for Quantum Computing,\u201d 2023."}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E108.D\/4\/E108.D_2024EDP7194\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,5]],"date-time":"2025-04-05T03:26:08Z","timestamp":1743823568000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E108.D\/4\/E108.D_2024EDP7194\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,1]]},"references-count":10,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2024edp7194","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2025,4,1]]},"article-number":"2024EDP7194"}}