{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,4]],"date-time":"2025-01-04T05:37:37Z","timestamp":1735969057839,"version":"3.32.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2025,1,1]]},"DOI":"10.1587\/transinf.2024pap0003","type":"journal-article","created":{"date-parts":[[2024,7,10]],"date-time":"2024-07-10T22:12:22Z","timestamp":1720649542000},"page":"2-11","source":"Crossref","is-referenced-by-count":0,"title":["Design and Implementation of Opto-Electrical Hybrid Floating-Point Multipliers"],"prefix":"10.1587","volume":"E108.D","author":[{"given":"Takumi","family":"INABA","sequence":"first","affiliation":[{"name":"Graduate School of Information Science and Electrical Engineering, Kyushu University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takatsugu","family":"ONO","sequence":"additional","affiliation":[{"name":"Faculty of Information Science and Electrical Engineering, Kyushu University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koji","family":"INOUE","sequence":"additional","affiliation":[{"name":"Faculty of Information Science and Electrical Engineering, Kyushu University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoshi","family":"KAWAKAMI","sequence":"additional","affiliation":[{"name":"Faculty of Information Science and Electrical Engineering, Kyushu University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] Y. Shen, N.C. Harris, S. Skirlo, M. Prabhu, T. Baehr-Jones, M. Hochberg, X. Sun, S. Zhao, H. Larochelle, D. Englund, and M. Solja\u010di\u0107, \u201cDeep learning with coherent nanophotonic circuits,\u201d Nature Photonics, vol.11, no.7, pp.441-446, 2017. 10.1038\/nphoton.2017.93","DOI":"10.1038\/nphoton.2017.93"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] W. Liu, W. Liu, Y. Ye, Q. Lou, Y. Xie, and L. Jiang, \u201cHolyLight: A nanophotonic accelerator for deep learning in data centers,\u201d 2019 Design, Automation & Test in Europe Conference & Exhibition, pp.1483-1488, 2019. 10.23919\/date.2019.8715195","DOI":"10.23919\/DATE.2019.8715195"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] T. Inaba, T. Ono, K. Inoue, and S. Kawakami, \u201cA hybrid opto-electrical floating-point multiplier,\u201d 2022 IEEE 15th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip, pp.313-320, 2022. 10.1109\/mcsoc57363.2022.00057","DOI":"10.1109\/MCSoC57363.2022.00057"},{"key":"4","unstructured":"[4] N. Wang, J. Choi, D. Brand, C.Y. Chen, and K. Gopalakrishnan, \u201cTraining deep neural networks with 8-bit floating point numbers,\u201d Advances in Neural Information Processing Systems, vol.31, 2018."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] N. Burgess, J. Milanovic, N. Stephens, K. Monachopoulos, and D. Mansell, \u201cBfloat16 processing for neural networks,\u201d 2019 IEEE 26th Symposium on Computer Arithmetic, pp.88-91, 2019. 10.1109\/arith.2019.00022","DOI":"10.1109\/ARITH.2019.00022"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] S.M. Mishra, A. Tiwari, H.S. Shekhawat, P. Guha, G. Trivedi, P. Jan, and Z. Nemec, \u201cComparison of floating-point representations for the efficient implementation of machine learning algorithms,\u201d 32nd International Conference Radioelektronika, pp.1-6, 2022. 10.1109\/radioelektronika54537.2022.9764927","DOI":"10.1109\/RADIOELEKTRONIKA54537.2022.9764927"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] J.O. R\u0131\u0301os, A. Armejach, G. Khattak, E. Petit, S. Vallecorsa, and M. Casas, \u201cEvaluating mixed-precision arithmetic for 3D generative adversarial networks to simulate high energy physics detectors,\u201d 2020 19th IEEE International Conference on Machine Learning and Applications, pp.49-56, 2020. 10.1109\/icmla51294.2020.00017","DOI":"10.1109\/ICMLA51294.2020.00017"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] H. Esmaeilzadeh, E. Blem, R. St. Amant, K. Sankaralingam, and D. Burger, \u201cDark silicon and the end of multicore scaling,\u201d 38th Annual International Symposium on Computer Architecture, pp.365-376, 2011. 10.1145\/2000064.2000108","DOI":"10.1145\/2000064.2000108"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] O. Pieters, T. De Swaef, M. Stock, and F. wyffels, \u201cLeveraging plant physiological dynamics using physical reservoir computing,\u201d Scientific Reports, vol.12, no.1, 12594, 2022. 10.1038\/s41598-022-16874-0","DOI":"10.1038\/s41598-022-16874-0"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] X. Fu, M.A. Rol, C.C. Bultink, J. van Someren, N. Khammassi, I. Ashraf, R.F.L. Vermeulen, J.C. de Sterke, W.J. Vlothuizen, R.N. Schouten, C.G. Almudever, L. DiCarlo, and K. Bertels, \u201cA microarchitecture for a superconducting quantum processor,\u201d IEEE Micro, vol.38, no.3, pp.40-47, 2018. 10.1109\/mm.2018.032271060","DOI":"10.1109\/MM.2018.032271060"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] K. Ishida, I. Byun, I. Nagaoka, K. Fukumitsu, M. Tanaka, S. Kawakami, T. Tanimoto, T. Ono, J. Kim, and K. Inoue, \u201cSuperconductor computing for neural networks,\u201d IEEE Micro, vol.41, no.3, pp.19-26, 2021. 10.1109\/mm.2021.3070488","DOI":"10.1109\/MM.2021.3070488"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] P. Singh, D.K. Tripathi, S. Jaiswal, and H.K. Dixit, \u201cAll-optical logic gates: Designs, classification, and comparison,\u201d Advances in Optical Technologies, vol.2014, 2014. 10.1155\/2014\/275083","DOI":"10.1155\/2014\/275083"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] Y. Fu, X. Hu, and Q. Gong, \u201cSilicon photonic crystal all-optical logic gates,\u201d Physics Letters A, vol.377, no.3-4, pp.329-333, 2013. 10.1016\/j.physleta.2012.11.034","DOI":"10.1016\/j.physleta.2012.11.034"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] B. Dai, S. Shimizu, X. Wang, and N. Wada, \u201cSimultaneous all-optical half-adder and half-subtracter based on two semiconductor optical amplifiers,\u201d IEEE Photon. Technol. Lett., vol.25, no.1, pp.91-93, 2013. 10.1109\/lpt.2012.2228847","DOI":"10.1109\/LPT.2012.2228847"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] S. Kaur, R.-S. Kaler, and T.-S. Kamal, \u201cAll-optical binary full adder using logic operations based on the nonlinear properties of a semiconductor optical amplifier,\u201d Journal of the Optical Society of Korea, vol.19, no.3, pp.222-227, 2015. 10.3807\/josk.2015.19.3.222","DOI":"10.3807\/JOSK.2015.19.3.222"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] K. Kitayama, M. Notomi, M. Naruse, K. Inoue, S. Kawakami, and A. Uchida, \u201cNovel frontier of photonics for data processing\u2014Photonic accelerator,\u201d APL Photonics, vol.4, no.9, 090901, 2019. 10.1063\/1.5108912","DOI":"10.1063\/1.5108912"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] S. AbdollahRamezani, K. Arik, A. Khavasi, and Z. Kavehvash, \u201cAnalog computing using graphene-based metalines,\u201d Optics Letters, vol.40, no.22, pp.5239-5242, 2015. 10.1364\/ol.40.005239","DOI":"10.1364\/OL.40.005239"},{"key":"18","unstructured":"[18] N.H. Weste and D. Harris, CMOS VLSI design: A circuits and systems perspective, Pearson Education India, 2015."},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] O.A.L.A Ridha, \u201cPerformance estimation of n-bit classified adders,\u201d International Journal of Computer Applications, vol.80, no.9, 2013. 10.5120\/13888-1809","DOI":"10.5120\/13888-1809"},{"key":"20","unstructured":"[20] \u201cOptiSystem.\u201d https:\/\/optiwave.jp\/home\/optisystem\/"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] H. Zhou, W. Yang, Z. Li, X. Li, and Y. Zheng, \u201cA bootstrapped, low-noise, and high-gain photodetector for shot noise measurement,\u201d Review of Scientific Instruments, vol.85, no.1, 013111, 2014. 10.1063\/1.4862295","DOI":"10.1063\/1.4862295"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] L. Qiao, W. Tang, and T. Chu, \u201c32\u00d732 silicon electro-optic switch with built-in monitors and balanced-status units,\u201d Scientific Reports, vol.7, no.1, 42306, 2017. 10.1038\/srep42306","DOI":"10.1038\/srep42306"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] K. Shiflett, D. Wright, A. Karanth, and A. Louri, \u201cPIXEL: Photonic neural network accelerator,\u201d 2020 IEEE International Symposium on High Performance Computer Architecture, pp.474-487, 2020. 10.1109\/hpca47549.2020.00046","DOI":"10.1109\/HPCA47549.2020.00046"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] J. Ding, R. Ji, L. Zhang, and L. Yang, \u201cElectro-optical response analysis of a 40 Gb\/s silicon Mach-Zehnder optical modulator,\u201d Journal of Lightwave Technology, vol.31, no.14, pp.2434-2440, 2013. 10.1109\/jlt.2013.2262522","DOI":"10.1109\/JLT.2013.2262522"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] K. Nozaki, S. Matsuo, T. Fujii, K. Takeda, A. Shinya, E. Kuramochi, and M. Notomi, \u201cForward-biased nanophotonic detector for ultralow-energy dissipation receiver,\u201d APL Photonics, vol.3, no.4, 046101, 2018. 10.1063\/1.5022074","DOI":"10.1063\/1.5022074"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] R.H. Walden, \u201cAnalog-to-digital converter survey and analysis,\u201d IEEE J. Sel. Areas Commun., vol.17, no.4, pp.539-550, 1999. 10.1109\/49.761034","DOI":"10.1109\/49.761034"},{"key":"27","unstructured":"[27] B. Murmann, \u201cADC performance survey 1997-2020,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers VLSI Symp., 2020."},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] X. Wu, P. Palmers, and M.S.J. Steyaert, \u201cA 130 nm CMOS 6-bit full Nyquist 3 GS\/s DAC,\u201d IEEE J. Solid-State Circuits, vol.43, no.11, pp.2396-2403, 2008. 10.1109\/jssc.2008.2004527","DOI":"10.1109\/JSSC.2008.2004527"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] A.I. Abou-Seido, B. Nowak, and C. Chu, \u201cFitted Elmore delay: A simple and accurate interconnect delay model,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.12, no.7, pp.691-696, 2004. 10.1109\/tvlsi.2004.830932","DOI":"10.1109\/TVLSI.2004.830932"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] C. Sun, C.-H.O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, L.-S. Peh, and V. Stojanovic, \u201cDSENT - A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling,\u201d 2012 IEEE\/ACM Sixth International Symposium on Networks-on-Chip, pp.201-210, 2012. 10.1109\/nocs.2012.31","DOI":"10.1109\/NOCS.2012.31"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E108.D\/1\/E108.D_2024PAP0003\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,4]],"date-time":"2025-01-04T03:19:26Z","timestamp":1735960766000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E108.D\/1\/E108.D_2024PAP0003\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,1]]},"references-count":30,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2024pap0003","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2025,1,1]]},"article-number":"2024PAP0003"}}