{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T19:03:49Z","timestamp":1772823829484,"version":"3.50.1"},"reference-count":33,"publisher":"Zhejiang University Press","issue":"3","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"name":"University Grants Commission of India","award":["41-631\/2012 (S.R.)"],"award-info":[{"award-number":["41-631\/2012 (S.R.)"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Frontiers Inf Technol Electronic Eng"],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1631\/fitee.1500079","type":"journal-article","created":{"date-parts":[[2016,3,7]],"date-time":"2016-03-07T23:47:33Z","timestamp":1457394453000},"page":"224-236","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":70,"title":["Quantum-dot cellular automata based reversible low power parity generator and parity checker design for nanocommunication"],"prefix":"10.1631","volume":"17","author":[{"given":"Jadav Chandra","family":"Das","sequence":"first","affiliation":[]},{"given":"Debashis","family":"De","sequence":"additional","affiliation":[]}],"member":"635","published-online":{"date-parts":[[2016,3,9]]},"reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1631\/jzus.c1100273"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/cta.1936"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.5120\/19155-0591"},{"issue":"6","key":"ref4","first-page":"12","article-title":"Basic reversible logic gates and its QCA implementation","volume":"4","author":"Biswas","year":"2014","journal-title":"Int. J. Eng. Res. Appl."},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/icrcc.2012.6450583"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1080\/03772063.2015.1018845"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1080\/03772063.2015.1088407"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1166\/qm.2015.1225"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1142\/s0219581x10006594"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1080\/08927022.2010.536543"},{"issue":"5","key":"ref11","doi-asserted-by":"crossref","first-page":"258","DOI":"10.1049\/mnl.2012.0618","article-title":"Realisation of semiconductor ternary quantum dot cellular automata","volume":"8","author":"Das","year":"2013","journal-title":"IET Micro Nano Lett."},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2005.858352"},{"key":"ref13","volume-title":"ITRS (International Technology Roadmap for Semiconductors)","year":"2005"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/smelec.2014.6920795"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/5.573740"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tnano.2012.2222663"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.17760\/d10017859"},{"key":"ref18","volume-title":"Digital Design with an Introduction to Verilog HDL (5th Ed.).","author":"Mano","year":"2011"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/cta.595"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s11128-014-0782-2"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1126\/science.277.5328.928"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2010.2054120"},{"issue":"4","key":"ref23","first-page":"167","article-title":"Design and implementation of Feynman gate in quantum-dot cellular automata (QCA)","volume":"10","author":"Rahman","year":"2013","journal-title":"Int. J. Comput. Sci. Iss."},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.5120\/19970-1846"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2015.03.016"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/tnano.2015.2407696"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1103\/physreva.53.2855"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.2011.5938081"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.21236\/ADA082021"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/tnano.2003.820815"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1631\/jzus.c1100287"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1002\/cta.710"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/tnano.2004.834177"}],"container-title":["Frontiers of Information Technology & Electronic Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1631\/FITEE.1500079\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1631\/FITEE.1500079.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1631\/FITEE.1500079.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1631\/FITEE.1500079","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T07:02:24Z","timestamp":1771657344000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1631\/FITEE.1500079"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":33,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,3]]}},"alternative-id":["7"],"URL":"https:\/\/doi.org\/10.1631\/fitee.1500079","relation":{},"ISSN":["2095-9184","2095-9230"],"issn-type":[{"value":"2095-9184","type":"print"},{"value":"2095-9230","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,3]]}}}