{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T08:02:38Z","timestamp":1771660958517,"version":"3.50.1"},"reference-count":34,"publisher":"Zhejiang University Press","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Frontiers Inf Technol Electronic Eng"],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1631\/fitee.1500214","type":"journal-article","created":{"date-parts":[[2016,10,13]],"date-time":"2016-10-13T02:07:23Z","timestamp":1476324443000},"page":"1056-1066","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":19,"title":["Design and analysis of carbon nanotube FET based quaternary full adders"],"prefix":"10.1631","volume":"17","author":[{"given":"Mohammad Hossein","family":"Moaiyeri","sequence":"first","affiliation":[]},{"given":"Shima","family":"Sedighiani","sequence":"additional","affiliation":[]},{"given":"Fazel","family":"Sharifi","sequence":"additional","affiliation":[]},{"given":"Keivan","family":"Navi","sequence":"additional","affiliation":[]}],"member":"635","published-online":{"date-parts":[[2016,10,14]]},"reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.09.004"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.902768"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1021\/ja070808k"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/vlsisoc.2006.313231"},{"key":"ref5","volume-title":"Design and Validation of Quaternary Arithmetic Circuits","author":"Datla","year":"2009"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ismvl.2009.66"},{"key":"ref7","volume-title":"Device Modeling and Circuit Performance Evaluation for Nanoscale Devices: Silicon Technology Beyond 45 nm Node and Carbon Nanotube Field Effect Transistors","author":"Deng","year":"2007"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2007.909030"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2007.909043"},{"key":"ref10","first-page":"340","article-title":"Multiple-valued logic in VLSI: challenges and opportunities","volume-title":"Proc. NORCHIP Conf.","author":"Dubrova","year":"1999"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/tnano.2010.2049499"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tc.1984.1676392"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/mwscas.2009.5235967"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/tnano.2014.2316000"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/tnano.2008.2004706"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tnano.2009.2036845"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1520\/jai13110"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.2174\/157341311794653613"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2011.629223"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.2174\/15734137113096660124"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2011.07.012"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.2174\/157341312801784230"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2010.0340"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-012-9413-2"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.fss.2011.06.006"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.5121\/vlsic.2010.1103"},{"issue":"10","key":"ref27","first-page":"1892","article-title":"A new description of MOS circuits at switch-level with applications","volume":"80","author":"Pedram","year":"1997","journal-title":"IEICE Trans. Fundam. Electron. Commun. Comput. Sci."},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/tnano.2004.842068"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2007.907799"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-015-0714-0"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19981763"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4490200402"},{"issue":"4","key":"ref33","first-page":"424","article-title":"Design theory of digital circuits at switch level","volume":"39","author":"Wu","year":"1996","journal-title":"Sci. China Technol. Sci."},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1038\/nature13434"}],"container-title":["Frontiers of Information Technology & Electronic Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1631\/FITEE.1500214\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1631\/FITEE.1500214.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1631\/FITEE.1500214.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T07:07:27Z","timestamp":1771657647000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1631\/FITEE.1500214"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":34,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2016,10]]}},"alternative-id":["129"],"URL":"https:\/\/doi.org\/10.1631\/fitee.1500214","relation":{},"ISSN":["2095-9184","2095-9230"],"issn-type":[{"value":"2095-9184","type":"print"},{"value":"2095-9230","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10]]}}}