{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T22:16:22Z","timestamp":1779920182927,"version":"3.53.1"},"reference-count":32,"publisher":"Zhejiang University Press","issue":"4","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Front Inform Technol Electron Eng"],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1631\/fitee.2300454","type":"journal-article","created":{"date-parts":[[2024,5,10]],"date-time":"2024-05-10T03:02:12Z","timestamp":1715310132000},"page":"485-499","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Design and verification of an FPGA programmable logic element based on Sense-Switch pFLASH","\u57fa\u4e8e Sense-Switch \u578b pFLASH \u7684 FPGA \u53ef\u7f16\u7a0b\u903b\u8f91\u5355\u5143\u7684\u8bbe\u8ba1\u4e0e\u9a8c\u8bc1"],"prefix":"10.1631","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-7988-1003","authenticated-orcid":false,"given":"Zhengzhou","family":"Cao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4358-3309","authenticated-orcid":false,"given":"Guozhu","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yanfei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yueer","family":"Shan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuting","family":"Xu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"635","published-online":{"date-parts":[[2024,5,10]]},"reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2022.2059819"},{"key":"ref2","author":"Cai","year":"2014","journal-title":"Method for Inhibiting Programming Disturbance of Flash Memory."},{"key":"ref3","author":"Cao","year":"2021","journal-title":"A Configuration Method of Flash-based FPGA with Multistep Control."},{"issue":"2022a","key":"ref4","first-page":"118","article-title":"A configuration circuit design for Flash-based FPGA","volume":"39","author":"Cao","journal-title":"Microelectr Comput"},{"issue":"2022b","key":"ref5","first-page":"115","article-title":"A step configuration method for Flash-based FPGA","volume":"39","author":"Cao","journal-title":"Microelectr Comput"},{"issue":"7","key":"ref6","first-page":"624","article-title":"Programming and disturb inhibit technology of Flash-based FPGA","volume":"48","author":"Cao","year":"2023","journal-title":"Semicond Technol"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/55.748914"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2021.3063215"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2883591.2883596"},{"issue":"4","key":"ref10","first-page":"294","article-title":"Low area and power-efficient FPGA implementation of improved AM-CSA-IIR filter design for the DSP application","volume":"11","author":"Eddla","year":"2022","journal-title":"Int J Electr Electron Eng Telecommun"},{"issue":"4","key":"ref11","first-page":"040301","article-title":"Current read out circuit for Flash-based FPGA","volume":"23","author":"Jiang","year":"2023","journal-title":"Electron Pack"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2022.105676"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.113514"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/tdmr.2020.2975825"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"114953","DOI":"10.1016\/j.microrel.2023.114953","article-title":"Programming mechanism and characteristics of Sense-Switch pFlash cells","volume":"143","author":"Liu","year":"2023","journal-title":"Microelectr Reliab"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3389\/fphy.2022.1035846"},{"key":"ref17","first-page":"75","volume-title":"ProASIC3E Flash Family FPGAs Datasheet","year":"2022"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2021.3072866"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.mssp.2023.107333"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/mdat.2020.2968253"},{"issue":"12","key":"ref21","doi-asserted-by":"crossref","DOI":"10.1088\/1674-4926\/43\/12\/122401","article-title":"Research on eigenstate current control technology of Flash-based FPGA","volume":"43","author":"Shan","year":"2022","journal-title":"J Semicond"},{"issue":"8","key":"ref22","doi-asserted-by":"crossref","first-page":"084101","DOI":"10.1088\/1674-4926\/42\/8\/084101","article-title":"Reliability evaluation on sense-switch p-channel Flash","volume":"42","author":"Song","year":"2021","journal-title":"J Semicond"},{"issue":"5","key":"ref23","doi-asserted-by":"crossref","first-page":"056107","DOI":"10.1088\/1674-1056\/ac3d80","article-title":"Combined effects of cycling endurance and total ionizing dose on floating gate memory cells","volume":"31","author":"Song","year":"2022","journal-title":"Chin Phys B"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"SC1099","DOI":"10.35848\/1347-4065\/acbd5a","article-title":"Design of an energy-efficient non-volatile look-up table circuit using active-load-localized circuitry with self-terminated writing\/reading","volume":"62","author":"Suzuki","year":"2023","journal-title":"Jpn J Appl Phys"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/tns.2004.839190"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/16.784186"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2006.882356"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"114974","DOI":"10.1016\/j.microrel.2023.114974","article-title":"Evaluation of SEU impact on convolutional neural networks based on BRAM and CRAM in FPGAs","volume":"144","author":"Tian","year":"2023","journal-title":"Microelectr Reliab"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2022.104566"},{"key":"ref30","first-page":"31","volume-title":"Virtex-4 FPGA Data Sheet","year":"2009"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9122177"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1111\/exsy.13039"}],"container-title":["Frontiers of Information Technology & Electronic Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1631\/FITEE.2300454.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1631\/FITEE.2300454\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1631\/FITEE.2300454.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T06:59:27Z","timestamp":1771657167000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1631\/FITEE.2300454"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":32,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2024,4]]}},"alternative-id":["454"],"URL":"https:\/\/doi.org\/10.1631\/fitee.2300454","relation":{},"ISSN":["2095-9184","2095-9230"],"issn-type":[{"value":"2095-9184","type":"print"},{"value":"2095-9230","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,4]]},"assertion":[{"value":"5 July 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 December 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 May 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"All the authors declare that they have no conflict of interest.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}