{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T04:51:15Z","timestamp":1781931075633,"version":"3.54.5"},"reference-count":26,"publisher":"Information Processing Society of Japan","issue":"0","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Information Processing"],"published-print":{"date-parts":[[2026]]},"DOI":"10.2197\/ipsjjip.34.493","type":"journal-article","created":{"date-parts":[[2026,6,14]],"date-time":"2026-06-14T22:11:18Z","timestamp":1781475078000},"page":"493-502","source":"Crossref","is-referenced-by-count":0,"title":["Thermal Exploration of Future SFQ Devices with Compact Modeling"],"prefix":"10.2197","volume":"34","author":[{"given":"Asahi","family":"Saito","sequence":"first","affiliation":[{"name":"Kyushu University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pratiksha","family":"Mundhe","sequence":"additional","affiliation":[{"name":"Kyushu University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Iori","family":"Ishikawa","sequence":"additional","affiliation":[{"name":"Kyushu University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Koji","family":"Inoue","sequence":"additional","affiliation":[{"name":"Kyushu University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ilkwon","family":"Byun","sequence":"additional","affiliation":[{"name":"Kyushu University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1012","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Likharev, K. and Semenov, V.: RSFQ logic\/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems, <i>IEEE Trans. Applied Superconductivity<\/i>, Vol.1, No.1, pp.3-28 (online), DOI: 10.1109\/77.80745(1991).","DOI":"10.1109\/77.80745"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Choi, J., Byun, I., Hong, J., Min, D., Kim, J., Cho, J., Jeong, H., Tanaka, M., Inoue, K. and Kim, J.: SuperCore: An Ultra-Fast Superconducting Processor for Cryogenic Applications, <i>2024 57th IEEE\/ACM International Symposium on Microarchitecture<\/i> (<i>MICRO<\/i>), pp.1532-1547 (online), DOI: 10.1109\/MICRO61859.2024.00112(2024).","DOI":"10.1109\/MICRO61859.2024.00112"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Ishida, K., Byun, I., Nagaoka, I., Fukumitsu, K., Tanaka, M., Kawakami, S., Tanimoto, T., Ono, T., Kim, J. and Inoue, K.: SuperNPU: An Extremely Fast Neural Processing Unit Using Superconducting Logic Devices, <i>2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture<\/i> (<i>MICRO<\/i>), pp.58-72 (online), DOI: 10.1109\/MICRO50266.2020.00018(2020).","DOI":"10.1109\/MICRO50266.2020.00018"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Tolpygo, S.K., Mallek, J.L., Bolkhovsky, V., Rastogi, R., Golden, E.B., Weir, T.J., Johnson, L.M. and Gouker, M.A.: Progress Toward Superconductor Electronics Fabrication Process With Planarized NbN and NbN\/Nb Layers, <i>IEEE Trans. Applied Superconductivity<\/i>, Vol.33, No.5, pp.1-12 (online), DOI: 10.1109\/tasc.2023.3246430(2023).","DOI":"10.1109\/TASC.2023.3246430"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Huang, W., Stan, M., Skadron, K., Sankaranarayanan, K., Ghosh, S. and Velusamy, S.: Compact thermal modeling for temperature-aware design, <i>Proc. 41st Design Automation Conference<\/i>, pp.878-883 (online), DOI: 10.1145\/996566.996800(2004).","DOI":"10.1145\/996566.996800"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Kirichenko, D.E., Sarwana, S. and Kirichenko, A.F.: Zero Static Power Dissipation Biasing of RSFQ Circuits, <i>IEEE Trans. Applied Superconductivity<\/i>, Vol.21, No.3, pp.776-779 (online), DOI: 10.1109\/TASC.2010.2098432(2011).","DOI":"10.1109\/TASC.2010.2098432"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Mukhanov, O.A.: Energy-Efficient Single Flux Quantum Technology, <i>IEEE Trans. Applied Superconductivity<\/i>, Vol.21, No.3, pp.760-769 (online), DOI: 10.1109\/TASC.2010.2096792(2011).","DOI":"10.1109\/TASC.2010.2096792"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Shuichi, N., Kenji, H., Tetsuro, S., Mutsuo, H., Hiroyuki, A., Akira, F., Nobuyuki, Y., Kazuyoshi, T. and Naofumi, T.: Nb 9-Layer Fabrication Process for Superconducting Large-Scale SFQ Circuits and Its Process Evaluation, <i>IEICE Trans. Electronics<\/i>, Vol.E97-C, No.3, pp.132-140 (online), DOI: 10.1587\/transele.E97.C.132(2014).","DOI":"10.1587\/transele.E97.C.132"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Yamanashi, Y., Nishigai, T. and Yoshikawa, N.: Study of LR-Loading Technique for Low-Power Single Flux Quantum Circuits, <i>IEEE Trans. Applied Superconductivity<\/i>, Vol.17, No.2, pp.150-153 (online), DOI: 10.1109\/TASC.2007.898608(2007).","DOI":"10.1109\/TASC.2007.898608"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] Polonsky, S.: Delay insensitive RSFQ circuits with zero static power dissipation, <i>IEEE Trans. Applied Superconductivity<\/i>, Vol.9, No.2, pp.3535-3538 (online), DOI: 10.1109\/77.783793(1999).","DOI":"10.1109\/77.783793"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Silver, A. and Herr, Q.: A new concept for ultra-low power and ultra-high clock rate circuits, <i>IEEE Trans. Applied Superconductivity<\/i>, Vol.11, No.1, pp.333-336 (online), DOI: 10.1109\/77.919350(2001).","DOI":"10.1109\/77.919350"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Herr, Q.P., Herr, A.Y., Oberg, O.T. and Ioannidis, A.G.: Ultra-low-power superconductor logic, <i>Journal of Applied Physics<\/i>, Vol.109, No.10, p.103903 (online), DOI: 10.1063\/1.3585849(2011).","DOI":"10.1063\/1.3585849"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] Volkmann, M.H., Sahu, A., Fourie, C.J. and Mukhanov, O.A.: Implementation of energy efficient single flux quantum digital circuits with sub-aJ\/bit operation, <i>Superconductor Science and Technology<\/i>, Vol.26, No.1, p.015002 (online), DOI: 10.1088\/0953-2048\/26\/1\/015002(2012).","DOI":"10.1088\/0953-2048\/26\/1\/015002"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] Lavine, A.S. and Bai, C.: An Analysis of Heat Transfer in Josephson Junction Devices, <i>Journal of Heat Transfer<\/i>, Vol.113, No.3, pp.535-543 (online), DOI: 10.1115\/1.2910596(1991).","DOI":"10.1115\/1.2910596"},{"key":"15","unstructured":"[15] COMSOL: COMSOL Multiphysics Simulation Software, available from &lt;https:\/\/www.comsol.com\/comsol-multiphysics&gt;."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Mitrovic, A. and Friedman, E.G.: Thermal Modeling of Rapid Single Flux Quantum Circuit Structures, <i>IEEE Trans. Electron Devices<\/i>, Vol.69, No.5, pp.2718-2724 (online), DOI: 10.1109\/TED.2022.3162172(2022).","DOI":"10.1109\/TED.2022.3162172"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Mitrovic, A. and Friedman, E.G.: Thermal Exploration of RSFQ Integrated Circuits, <i>IEEE Trans. Very Large Scale Integration<\/i> (<i>VLSI<\/i>) <i>Systems<\/i>, Vol.32, No.4, pp.728-738 (online), DOI: 10.1109\/TVLSI.2023.3348452(2024).","DOI":"10.1109\/TVLSI.2023.3348452"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] Chen, J., Xu, X., Zhou, J. and Li, B.: Interfacial thermal resistance: Past, present, and future, <i>Rev. Mod. Phys.<\/i>, Vol.94, p.025002 (online), DOI: 10.1103\/RevModPhys.94.025002(2022).","DOI":"10.1103\/RevModPhys.94.025002"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Skocpol, W.J., Beasley, M.R. and Tinkham, M.: Self-heating hotspots in superconducting thin-film microbridges, <i>Journal of Applied Physics<\/i>, Vol.45, No.9, pp.4054-4066 (online), DOI: 10.1063\/1.1663912(1974).","DOI":"10.1063\/1.1663912"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] Kadin, A., Mancini, C., Feldman, M. and Brock, D.: Can RSFQ logic circuits be scaled to deep submicron junctions?, <i>IEEE Trans. Applied Superconductivity<\/i>, Vol.11, No.1, pp.1050-1055 (online), DOI: 10.1109\/77.919528(2001).","DOI":"10.1109\/77.919528"},{"key":"21","unstructured":"[21] Flint, E., Cleve, J.V., Jenkins, L. and Guernsey, R.: Heat Transport to He I from a Polished Silicon Surface, <i>Advances in Cryogenic Engineering<\/i>, Vol.27, pp.283-292 (1982)."},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Jouppi, N.P., Young, C., Patil, N., Patterson, D., Agrawal, G., Bajwa, R., Bates, S., Bhatia, S., Boden, N., Borchers, A., Boyle, R., Cantin, P.-L., Chao, C., Clark, C., Coriell, J., Daley, M., Dau, M., Dean, J., Gelb, B., Ghaemmaghami, T.V., Gottipati, R., Gulland, W., Hagmann, R., Ho, C.R., Hogberg, D., Hu, J., Hundt, R., Hurt, D., Ibarz, J., Jaffey, A., Jaworski, A., Kaplan, A., Khaitan, H., Killebrew, D., Koch, A., Kumar, N., Lacy, S., Laudon, J., Law, J., Le, D., Leary, C., Liu, Z., Lucke, K., Lundin, A., MacKean, G., Maggiore, A., Mahony, M., Miller, K., Nagarajan, R., Narayanaswami, R., Ni, R., Nix, K., Norrie, T., Omernick, M., Penukonda, N., Phelps, A., Ross, J., Ross, M., Salek, A., Samadiani, E., Severn, C., Sizikov, G., Snelham, M., Souter, J., Steinberg, D., Swing, A., Tan, M., Thorson, G., Tian, B., Toma, H., Tuttle, E., Vasudevan, V., Walter, R., Wang, W., Wilcox, E. and Yoon, D.H.: In-Datacenter Performance Analysis of a Tensor Processing Unit, <i>Proc. 44th Annual International Symposium on Computer  Architecture<\/i>, <i>ISCA &apos;17<\/i>, pp.1-12, Association for Computing Machinery (online), DOI: 10.1145\/3079856.3080246(2017).","DOI":"10.1145\/3079856.3080246"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] Norrie, T., Patil, N., Yoon, D.H., Kurian, G., Li, S., Laudon, J., Young, C., Jouppi, N. and Patterson, D.: The Design Process for Google&apos;s Training Chips: TPUv2 and TPUv3, <i>IEEE Micro<\/i>, Vol.41, No.2, pp.56-63 (online), DOI: 10.1109\/MM.2021.3058217(2021).","DOI":"10.1109\/MM.2021.3058217"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] Jouppi, N.P., Kurian, G., Li, S., Ma, P., Nagarajan, R., Nai, L., Patil, N., Subramanian, S., Swing, A., Towles, B., Young, C., Zhou, X., Zhou, Z. and Patterson, D.: TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings (2023).","DOI":"10.1145\/3579371.3589350"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Nagaoka, I., Tanaka, M., Inoue, K. and Fujimaki, A.: 29.3A 48GHz 5.6mW Gate-Level-Pipelined Multiplier Using Single-Flux Quantum Logic, <i>2019 IEEE International Solid-State Circuits Conference<\/i> - (<i>ISSCC<\/i>), pp.460-462 (online), DOI: 10.1109\/ISSCC.2019.8662351(2019).","DOI":"10.1109\/ISSCC.2019.8662351"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Mundhe, P., Hano, Y., Kawakami, S., Tanimoto, T., Tanaka, M., Inoue, K. and Byun, I.: Approximate SFQ-Based Computing Architecture Modeling With Device-Level Guidelines, <i>IEEE Computer Architecture Letters<\/i>, Vol.24, No.2, pp.253-256 (online), DOI: 10.1109\/LCA.2025.3573740(2025).","DOI":"10.1109\/LCA.2025.3573740"}],"container-title":["Journal of Information Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/ipsjjip\/34\/0\/34_493\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T04:17:21Z","timestamp":1781929041000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/ipsjjip\/34\/0\/34_493\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":26,"journal-issue":{"issue":"0","published-print":{"date-parts":[[2026]]}},"URL":"https:\/\/doi.org\/10.2197\/ipsjjip.34.493","relation":{},"ISSN":["1882-6652"],"issn-type":[{"value":"1882-6652","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}