{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T04:51:16Z","timestamp":1781931076756,"version":"3.54.5"},"reference-count":17,"publisher":"Information Processing Society of Japan","issue":"0","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Information Processing"],"published-print":{"date-parts":[[2026]]},"DOI":"10.2197\/ipsjjip.34.535","type":"journal-article","created":{"date-parts":[[2026,6,14]],"date-time":"2026-06-14T22:11:20Z","timestamp":1781475080000},"page":"535-547","source":"Crossref","is-referenced-by-count":0,"title":["FPGA-oriented Two-phase Bundled-data Circular Self-timed Pipeline and Its Refinement"],"prefix":"10.2197","volume":"34","author":[{"given":"Shuji","family":"Sannomiya","sequence":"first","affiliation":[{"name":"University of Tsukuba"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Senri","family":"Yoshikawa","sequence":"additional","affiliation":[{"name":"AIdeaLab Inc."},{"name":"University of Tsukuba"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Makoto","family":"Iwata","sequence":"additional","affiliation":[{"name":"Kochi University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1012","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Terada, H., Miyata, S. and Iwata, M.: DDMP&apos;s: Self-Timed Super-Pipelined Data-Driven Multimedia Processors, <i>Proc. IEEE<\/i>, Vol.87, pp.282-295 (1999).","DOI":"10.1109\/5.740021"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Yoshikawa, S., Sannomiya, S., Iwata, M. and Nishikawa, H.: FPGA-oriented Two-phase Bundled-data Circular Self-timed Pipeline, <i>Proc. 2024 12th International Symposium on Computing and Networking<\/i> (<i>CANDAR<\/i>), pp.125-134 (2024).","DOI":"10.1109\/CANDAR64496.2024.00022"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Myers, J.C.: <i>Asynchronous circuit design<\/i>, University of Utah John Wiley &amp; Sons, Inc. (2001).","DOI":"10.1002\/0471224146"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Yoshikawa, S., Sannomiya, S., Iwata, M., Sato, A. and Nishikawa, H.: EDA-oriented FPGA circuit design method for four-phase bundled-data circular self-timed pipeline, <i>Journal of Information Processing<\/i>, Vol.31, pp.495-508 (2023).","DOI":"10.2197\/ipsjjip.31.495"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Mardari, A., Jel\u010dicov\u00e1, Z. and Spars\u00f8, J.: Design and FPGA-implementation of asynchronous circuits using two-phase handshaking, <i>Proc. 2019 25th IEEE International Symposium on Asynchronous Circuits and Systems<\/i> (<i>ASYNC<\/i>), pp.9-18 (2019).","DOI":"10.1109\/ASYNC.2019.00010"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Baz, A., Shang, D., Xia, F., Gu, X. and Yakovlev, A.: Energy efficiency of micropipelines under wide dynamic supply voltages, <i>Proc. 2014 IEEE Faible Tension Faible Consommation<\/i>, pp.1-4 (2014).","DOI":"10.1109\/FTFC.2014.6828609"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Sutherland, I.E.: Micropipelines, <i>Comm. ACM<\/i>, Vol.32, No.6, pp.720-738 (1989).","DOI":"10.1145\/63526.63532"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Singh, M. and Nowick, S.M.: MOUSETRAP: High-speed transition-signaling asynchronous pipelines, <i>IEEE Trans. Very Large Scale Integration<\/i> (<i>VLSI<\/i>) <i>Systems<\/i>, Vol.15, No.6, pp.684-698 (2007).","DOI":"10.1109\/TVLSI.2007.898732"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Peeters, A., Te Beest, F., De Wit, M. and Mallon, W.: Click elements: An implementation style for data-driven compilation, <i>Proc. IEEE Symposium on Asynchronous Circuits and Systems<\/i> (<i>ASYNC<\/i>), pp.3-14 (2010).","DOI":"10.1109\/ASYNC.2010.11"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] Gimenez, G., Cherkaoui, A., Cogniard, G. and Fesquet, L.: Static timing analysis of asynchronous bundled-data circuits, <i>Proc. 2018 24th IEEE International Symposium on Asynchronous Circuits and Systems<\/i> (<i>ASYNC<\/i>), pp.110-118 (2018).","DOI":"10.1109\/ASYNC.2018.00036"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Hesse, K., Petersen, T. and Spars\u00f8, J.: Asynchronous circuit design in Chisel using phase-decoupled Click Elements, <i>Proc. 2023 26th Euromicro Conference on Digital System Design<\/i> (<i>DSD<\/i>), pp.168-175 (2023).","DOI":"10.1109\/DSD60849.2023.00033"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Li, Z., Huang, Y., Tian, L., Zhu, R., Xiao, S. and Yu, Z.: A low-power asynchronous RISC-V processor with propagated timing constraints method, <i>IEEE Trans. Circuits and Systems II: Express Briefs<\/i>, Vol.68, No.9, pp.3153-3157 (2021).","DOI":"10.1109\/TCSII.2021.3100524"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] Kudo, T. and Saito, H.: Comparison of Pipelined Asynchronous Circuits Designed for FPGA, <i>Proc. 3rd International Conference on Applications in Information Technology<\/i>, pp.69-74 (2018).","DOI":"10.1145\/3274856.3274871"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] Bhardwaj, K., Mantovani, P., Carloni, P.L. and Nowick, M.S.: Towards a complete methodology for synthesizing bundled-data asynchronous circuits on FPGAs, <i>Proc. 2019 IEEE\/ACM International Symposium on Low Power Electronics and Design<\/i> (<i>ISLPED<\/i>), pp.1-6 (2019).","DOI":"10.1109\/ISLPED.2019.8824912"},{"key":"15","unstructured":"[15] Sannomiya, S., Aoki, K., Iwata, M. and Nishikawa, H.: Power-performance Verification of Ultra-low-power Data-driven Networking Processor: ULP-CUE, <i>Proc. 26th Int&apos;l Conf on Parallel and Distributed Processing Techniques and Applications<\/i> (<i>PDPTA<\/i>), pp.465-471 (2012)."},{"key":"16","unstructured":"[16] Sannomiya, S., Kagawa, N., Sakai, K. and Iwata, M.: A Data-Driven On-Chip Simulation Module and Its FPGA Implementation, <i>Proc. Parallel and Distributed Processing Techniques and Applications<\/i> (<i>PDPTA<\/i>), pp.710-716 (2008)."},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Sannomiya, S., Omori, Y. and Iwata, M.: A Macroscopic Behavior Model for Self-timed Pipeline Systems, <i>Proc. 17th Workshop on Parallel and Distributed Simulation<\/i> (<i>PADS<\/i>), pp.133-140 (2003).","DOI":"10.1109\/PADS.2003.1207429"}],"container-title":["Journal of Information Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/ipsjjip\/34\/0\/34_535\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T04:17:32Z","timestamp":1781929052000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/ipsjjip\/34\/0\/34_535\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":17,"journal-issue":{"issue":"0","published-print":{"date-parts":[[2026]]}},"URL":"https:\/\/doi.org\/10.2197\/ipsjjip.34.535","relation":{},"ISSN":["1882-6652"],"issn-type":[{"value":"1882-6652","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}